

---

# **Introduction to VHDL Based on Altera's Tutorial**

## ***Computer Architecture***

**Prof. Erivelton G. Nepomuceno**

**nepomuceno@ufs.br**

# Course Outline

---

- VHDL Basics
- Design Units
- Architecture Modeling Fundamentals
- Understanding VHDL and Logic Synthesis
- Hierarchical Designing

# VHDL Basics

---

- IEEE industry standard hardware description language
- High-level description language for both Simulation & Synthesis
- 1980 - U.S. Department of Defense (DOD) funded a project to create a standard hardware description language under the Very High Speed Integrated Circuit (VHSIC) program.
- 1987 - the Institute of Electrical and Electronics Engineers (IEEE) ratified as IEEE Standard 1076.
- 1993 - the VHDL language was revised and updated to IEEE 1076 '93.

# Terminology

---

- HDL - Hardware Description Language is a software programming language that is used to model a piece of hardware
- Behavior Modeling - A component is described by its input/output response
- Structural Modeling - A component is described by interconnecting lower-level components/primitives


# Terminology

---

- Register Transfer Level (RTL) - A type of behavioral modeling, for the purpose of synthesis.
  - Hardware is implied or inferred
  - Synthesizable
- Synthesis - Translating HDL to a circuit and then optimizing the represented circuit
- Process – Basic unit of execution in VHDL


# Behavior Modeling

- Only the functionality of the circuit, no structure
- No specific hardware intent
- For the purpose of synthesis, as well as **simulation**



# Structural Modeling

- Functionality and structure of the circuit
- Call out the specific hardware
- For the purpose of synthesis



# RTL Synthesis

```
Process (a, b, c, d, sel)
```

```
begin
```

```
  case (sel) is
```

```
    when "00" => mux_out <= a;
```



```
    when "01" => mux_out <= b;
```

```
    when "10" => mux_out <= c;
```


```
    when "11" => mux_out <= d;
```

```
  end case;
```


inferred



**Translation**



**Optimization**





# VHDL Synthesis vs. Other HDL Standards

## ■ VHDL

- “Give me a circuit whose output only changes when there is a low-to-high transition on a particular input. When the transition happens, make the output equal to the input until the next transition.”
- Result: VHDL Synthesis provides a positive edge-triggered flipflop

## ■ ABEL, PALASM, AHDL


- “Give me a D-type flipflop.”
- Result: ABEL, PALASM, AHDL synthesis provides a D-type flipflop. The sense of the clock depends on the synthesis tool.

# More VHDL Basics


---

- Two sets of constructs:
  - Synthesis
  - Simulation
- The VHDL Language is made up of reserved keywords.
- The language is, for the most part, NOT case sensitive.
- VHDL statements are terminated with a ;
- VHDL is white space insensitive. Used for readability.
- Comments in VHDL begin with "--" to eol

# Typical Synthesis Design Flow



# Typical Simulation Design Flow



---

# VHDL Design Units

# Design Units

## ■ VHDL Design Units

- Entity
  - Used to define external view of a model. i.e. symbol
- Architecture
  - Used to define the function of the model. i.e. schematic
- Configuration
  - Used to associate an Architecture with an Entity
- Package
  - Collection of information that can be referenced by VHDL models. I.e. Library
  - Consist of two parts Package Declaration and Package Body.

# Entity Declaration

**ENTITY** *<entity\_name>* **IS**

Generic Declarations

Port Declarations

**END** *<entity\_name>*; (1076-1987 version)

**END ENTITY** *<entity\_name>* ; ( 1076-1993 version)

- Analogy : Symbol
- *<entity\_name>* can be any alpha/numerical name
  - Note: MAX+PLUS II requires that the *<entity\_name>* and *<file\_name>* be the same
- Generic Declarations
  - Used to pass information into a model
  - MAX+PLUS II places some restriction on the use of Generics
- Port Declarations
  - Used to describe the inputs and outputs i.e. pins

# Entity : Generic Declaration

```
ENTITY <entity_name> IS
```

```
  Generic ( constant tphl , tphl : time := 5 ns
```

```
    -- Note constant is assumed and is not required
```

```
    tphz, tplz : time := 3 ns;
```

```
    default_value : integer := 1;
```

```
    cnt_dir : string := "up"
```

```
  );
```

Port Declarations

```
END <entity_name>; (1076-1987 version)
```

```
END ENTITY <entity_name> ; ( 1076-1993 version)
```

- New values can be passed during compilation
- During simulation/synthesis a Generic is read only



# Entity : Port Declarations

```
ENTITY <entity_name> IS
```

```
  Generic Declarations
```

```
  Port ( signal clk : in bit;
```

```
        --Note: signal is assumed and is not required
```

```
        q : out bit
```

```
  );
```

```
END <entity_name>; (1076-1987 version)
```

```
END ENTITY <entity_name> ; ( 1076-1993 version)
```

■ Structure : <class> object\_name : <mode> <type> ;

- <class> : what can be done to an object
- Object\_name : identifier
- <mode> : directional
  - » **in** (input)                      **out** (output)
  - » **inout** (bidirectional)        **buffer** (output w/ internal feedback)
- <type> : What can be contained in the object

# Architecture

## ■ Key aspects of the Architecture

- Analogy : schematic
- Describes the Functionality and Timing of a model
- Must be associated with an **ENTITY**
- **ENTITY** can have multiple architectures
- Architecture statements execute concurrently
- Architecture Styles
  - Behavioral : How designs operate
    - RTL : Designs are described in terms of Registers
    - Functional : No timing
  - Structural : Netlist
    - Gate/Component Level
  - Hybrid : Mixture of the above

# Configuration


- Used to make associations within models
  - Associate a Entity and Architecture
  - Associate a component to an Entity-Architecture
- Widely used in Simulation environments
  - Provides a flexible and fast path to design alternatives
- Limited or no support in Synthesis environments

```
CONFIGURATION <identifier> OF <entity_name> IS  
    FOR <architecture_name>  
    END FOR;  
END; (1076-1987 version)  
END CONFIGURATION; (1076-1993 version)
```

# Testbench

- *Testbench is not defined by the VHDL Language Reference Manual and has no formal definition*
- In general, it consists of three parts
  1. The component we want to test, i.e. the *Design Under Test* (DUT).
  2. A mechanism for supplying inputs to the DUT.
  3. A mechanism for checking the outputs of the DUT against expected outputs.


# Testbench



Testbench architecture, Source: Kashani-Akhavan. Available at <https://goo.gl/dCsMNK>

# Putting It All Together

```
ENTITY cmpl_sig IS
PORT ( a, b, sel : IN bit;
      x, y, z : OUT bit;
END cmpl_sig;
ARCHITECTURE logic OF cmpl_sig IS
BEGIN
    -- simple signal assignment
    x <= (a AND NOT sel) OR (b AND sel);
    -- conditional signal assignment
    y <= a WHEN sel='0' ELSE
        b;
    -- selected signal assignment
    WITH sel SELECT
        z <= a WHEN '0',
            b WHEN '1',
            '0' WHEN OTHERS;
END logic;
CONFIGURATION cmpl_sig_conf OF cmpl_sig IS
    FOR logic
    END FOR;
END cmpl_sig_conf;
```



# Example 1

```
-- Exemplo 1 - Porta AND - 2 entradas  
-- Arquitetura de Computadores  
-- Prof. Erivelton
```


```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity PortaAND2to1 is  
    port  
    (  
        a      : in std_logic;  
        b      : in std_logic;  
        saída : out std_logic  
    );  
end entity;
```

```
architecture rtl of PortaAND2to1 is  
begin  
    saída <= a and b;  
end rtl;
```

# Example 1


## ■ Compilation using Quartus II






# Example 1

## ■ Compilation using Quartus II



# Example 1



**New Project Wizard**

**Directory, Name, Top-Level Entity [page 1 of 5]**

What is the working directory for this project?

C:/Users/user/Google Drive/teaching/201801/arqcomp/vhdl/quartus

What is the name of this project?


PortaAND2to1

What is the name of the top-level design entity for this project? This name is case se

PortaAND2to1

Use Existing Project Settings...

# Example 1



# Example 1

New Project Wizard

## Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.  
You can install additional device support with the Install Devices command on the Tools menu.

Device family

Family: **Cyclone IV E**

Device: Arria II GX  
Cyclone II  
Cyclone III  
Cyclone III LS  
**Cyclone IV E**  
Cyclone IV GX  
Cyclone V (E/GX/GT/SX/SE/ST)

Target device:  
 Auto  
 Specific  
 Other

MAX II  
MAX V  
MAX3000A

Show in 'Available devices' list

Package: Any

Pin count: Any

Speed grade: Any

Name filter:

Show advanced devices  HardCopy compatible only

Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elements	PLL	GPIOs
EP4CE6E22A7	1.2V	6272	92	276480	30	2	10
EP4CE6E22C6	1.2V	6272	92	276480	30	2	10
EP4CE6E22C7	1.2V	6272	92	276480	30	2	10
EP4CE6E22C8	1.2V	6272	92	276480	30	2	10
EP4CE6E22C8L	1.0V	6272	92	276480	30	2	10
EP4CE6E22C9L	1.0V	6272	92	276480	30	2	10
EP4CF6F22I7	1.2V	6272	92	276480	30	2	10

Companion device:

HardCopy:

Limit DSP & RAM to HardCopy device resources

< Back Next > Finish Cancel Help

# Example 1

New Project Wizard

### EDA Tool Settings [page 4 of 5]


Specify the other EDA tools used with the Quartus II software to develop your project.

EDA tools:


Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synthesis	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	ModelSim-Altera	VHDL	<input checked="" type="checkbox"/> Run gate-level simulation automatically after compilation
Formal Verification	<None>		
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back   Next >   Finish   Cancel   Help


# Example 1



# Example 1



# Example 1





# Example 1

The screenshot displays the Quartus II software interface. The main window title is "rive/teaching/201801/arqcomp/vhdl/quartus/PortaAND2to1 - PortaAND2to1". The "Tools" menu is open, showing options such as "Run Simulation Tool", "Launch Simulation Library Compiler", "Launch Design Space Explorer", "TimeQuest Timing Analyzer", "Advisors", "Chip Planner", "Design Partition Planner", "Netlist Viewers", "SignalTap II Logic Analyzer", "In-System Memory Content Editor", "Logic Analyzer Interface Editor", "In-System Sources and Probes Editor", and "SignalProbe Pins...". The "Netlist Viewers" submenu is also open, showing "RTL Viewer", "State Machine Viewer", "Technology Map Viewer (Post-Mapping)", and "Technology Map Viewer (Post-Fitting)".

In the background, a "Report - PortaAND2to1" window is visible, displaying a "Flow Summary" table:

Flow Summary	
Flow Status	Successful - Mon May 07
Quartus II 64-Bit Version	13.0.0 Build 156 04/24/2
Revision Name	PortaAND2to1
Top-level Entity Name	PortaAND2to1
Family	Cyclone IV E
Total logic elements	1 / 6,272 (< 1 %)
Total combinational logic	1 / 6,272 (< 1 %)
Embedded Multiplier 9-bit elements	0 / 30 (0 %)
Total PLLs	0 / 2 (0 %)
Device	EP4CE6E22C6

# Example 1



# Example 1 - Testbench

```
-- Exemplo 1 - Porta AND - 2 entradas – Testbench  
-- Arquitetura de Computadores  
-- Prof. Erivelton
```

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity tb_PortaAND2to1 is  
end tb_PortaAND2to1;
```

```
architecture behavior of tb_PortaAND2to1 is  
    -- Declaração de componente de: Unit Under Test (UUT)
```

```
component PortaAND2to1  
    port  
    (  
        a      : in std_logic;  
        b      : in std_logic;  
        a saída : out std_logic  
    );
```

# Example 1 – Testbench - Continued


```
-- Sinais
signal a : std_logic;
signal b : std_logic;
signal saida : std_logic;

begin
-- Definição the Unit Under Test (UUT)
ut: PortaAND2to1 port map
(
    a => a,
    b => b,
    saida => saida
);
```


# Example 1 – Testbench - Continued

```
-- Stimulus process
stim_proc: process
begin
    -- insert stimulus here
    wait for 5 ns;
    a <= '0';
    b <= '0';
    wait for 5 ns;
    a <= '1';
    b <= '0';
    wait for 5 ns;
    a <= '0';
    b <= '1';
    wait for 5 ns;
    a <= '1';
    b <= '1';
    wait;
end process;
end architecture;
```


# Example 1 - Modelsim



# Example 1 - Modelsim




# Example 1 - Modelsim







# Example 1 - Modelsim




# Example 1 - Modelsim



# Example 1 - Modelsim



# Example 1 - Modelsim




# Example 1 - Modelsim


M Start Simulation

Design | VHDL | Verilog | Libraries | SDF | Others


Name	Type	Path
work	Library	C:/Users/user/Google Drive/teaching/...
+ portaand2to1	Entity	C:/Users/user/Google Drive/teaching/...
+ tb_portaand2to...	Entity	C:/Users/user/Google Drive/teaching/...
+ 220model	Library	\$MODEL_TECH/../../altera/vhdl/220model
+ 220model_ver	Library	\$MODEL_TECH/../../altera/verilog/220m...
+ altera	Library	\$MODEL_TECH/../../altera/vhdl/altera
+ altera_insim	Library	\$MODEL_TECH/../../altera/vhdl/altera_...
+ altera_insim_ver	Library	\$MODEL_TECH/../../altera/verilog/altera...
+ altera_mf	Library	\$MODEL_TECH/../../altera/vhdl/altera_mf



# Example 1 - Modelsim




# Example 1 - Modelsim



# Example 1 - Modelsim

Simulation

Simulation Time



Full View



# Example 1 - Modelsim


The screenshot displays the ModelSim Wave window, which is used for viewing and analyzing digital simulation results. The window title is "Wave" and it contains a menu bar (File, Edit, View, Add, Format, Tools, Bookmarks, Window, Help) and a toolbar with various icons for file operations, simulation control, and waveform manipulation. The main area shows a waveform for three signals: 'a', 'b', and 'saida'. The time axis is labeled in picoseconds (ps) and ranges from 0 to 45900 ps. The waveform shows signal transitions over time, with a cursor positioned at 0 ps. The status bar at the bottom indicates the current time range and the simulation file path: "sim:/tb\_portaand2to1/b".

Signal	Value
a	1
b	1
saida	1

Time axis labels: 0 ps, 10000 ps, 20000 ps, 30000 ps, 40000 ps

Status bar: 0 ps to 45900 ps | sim:/tb\_portaand2to1/b

# Example 1 – Modelsim - Script




```
1  ## NOTE:  Do not edit this file.
2  ##
3  if {[file exists work]} {
4  vdel -lib work -all
5  }
6  vlib work
7  vcom -explicit -93 "PortaAND2to1.vhd"
8  vcom -explicit -93 "tb_PortaAND2to1.vhd"
9  vsim -t lps -lib work tb_PortaAND2to1
10 #add wave sim:/tb_PortaAND2to1/*
11 do {wave.do}
12 view wave
13 view structure
14 view signals
15 run 0.03us
16 #quit -force
```


# Example 1 – Modelsim - Script

```
PortaAND2to1.vhd x tb_PortaAND2to1.vhd x tb_my_project.do x wave.do x
1 onerror {resume}
2 quietly WaveActivateNextPane {} 0
3 add wave -noupdate /tb_portaand2to1/a
4 add wave -noupdate /tb_portaand2to1/b
5 add wave -noupdate /tb_portaand2to1/saida
6 TreeUpdate [SetDefaultTree]
7 WaveRestoreCursors {{Cursor 1} {0 ps} 0}
8 quietly wave cursor active 1
9 configure wave -namecolwidth 81
10 configure wave -valuecolwidth 45
11 configure wave -justifyvalue left
12 configure wave -signalnamewidth 1
13 configure wave -snapdistance 10
14 configure wave -datasetprefix 0
15 configure wave -rowmargin 4
16 configure wave -childrowmargin 2
17 configure wave -gridoffset 0
18 configure wave -gridperiod 1
19 configure wave -griddelta 40
20 configure wave -timeline 0
21 configure wave -timelineunits ns
22 update
23 WaveRestoreZoom {0 ps} {31500 ps}
```

# Example 1 – Modelsim - Script



# Example 1 – Modelsim - Script



# Example 1 – Modelsim - Script

```
do tb_my_project.do
```

```
ModelSim> do tb_my_project.do
```

0 ps to 36 ns

# Example 1 – Modelsim - Script

The screenshot displays the ModelSim ALTERA STARTER EDITION 10.1d interface. The main window is titled "sim - Default" and shows a simulation of a circuit. The interface includes a menu bar (File, Edit, View, Compile, Simulate, Add, Transcript, Tools, Layout, Bookmarks, Window, Help) and a toolbar with various simulation and editing tools. The "Objects" panel on the left lists the design units and their instances, including "tb\_portaand2to1", "uit", "stim\_proc", "standard", "textio", and "std\_logic\_1164". The "Processes (Active)" panel is currently empty. The "Wave-Default" panel on the right shows a timing diagram for signals "a", "b", and "saida". The signals are shown as step functions, with "a" and "b" being high and "saida" being high. The time scale is 5 ns, and the simulation time is 30 ns. The "Transcript" panel at the bottom shows the command "sim:/tb\_portaand2to1" and the output of the simulation.

Name	Value	Kind	Mode
a	1	Signal	Internal
b	1	Signal	Internal
saida	1	Signal	Internal

```
Transcript
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
VSI11> sim:/tb_portaand2to1
```

# Packages

- Packages are a convenient way of storing and using information throughout an entire model
- Packages consist of:
  - Package Declaration (Required)
    - Type declarations
    - Subprograms declarations
  - Package Body (Optional)
    - Subprogram definitions
- VHDL has two built-in Packages
  - Standard
  - TEXTIO



# Package Example

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
PACKAGE filt_cmp IS
  TYPE state_type IS (idle, tap1, tap2, tap3, tap4);
  COMPONENT acc
    port(xh : in std_logic_vector(10 downto 0);
         clk, first: in std_logic;
         yn : out std_logic_vector(11 downto 4));
  END COMPONENT;
FUNCTION compare (variable a , b : integer) RETURN boolean;
END filt_cmp;
```

```
PACKAGE BODY filt_cmp IS
FUNCTION compare (variable a , b : integer) IS
  VARIABLE temp : boolean;
Begin
  If a < b then
    temp := true ;
  else
    temp := false ;
  end if;
  RETURN temp ;
END compare ;
END fily_cmp ;
```

## Package Declaration

## Package Body

# Libraries

---

- Contains a package or a collection of packages
- Resource Libraries
  - Standard Package
  - IEEE developed packages
  - Altera Component packages
  - Any library of design units that are referenced in a design
- Working Library
  - Library into which the unit is being compiled

# Model Referencing of Library/Package

- All packages must be compiled
- Implicit Libraries
  - Work
  - STD
  - ⇒ Note: Items in these packages do not need to be referenced, they are implied
- **LIBRARY** Clause
  - Defines the library name that can be referenced
  - Is a symbolic name to path/directory
  - Defined by the Compiler Tool
- **USE** Clause
  - Specifies the package and object in the library that you have specified in the Library clause

# Example

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
ENTITY cmpl_sig IS  
PORT ( a, b, sel : IN std_logic;  
        x, y, z : OUT std_logic;  
END cmpl_sig;  
ARCHITECTURE logic OF cmpl_sig IS  
BEGIN  
    -- simple signal assignment  
    x <= (a AND NOT sel) OR (b AND sel);  
    -- conditional signal assignment  
    y <= a WHEN sel='0' ELSE  
        b;  
    -- selected signal assignment  
    WITH sel SELECT  
        z <= a WHEN '0',  
            b WHEN '1',  
            '0' WHEN OTHERS;  
END logic;  
CONFIGURATION cmpl_sig_conf OF cmpl_sig IS  
    FOR logic  
    END FOR;  
END cmpl_sig_conf;
```

- **LIBRARY** <name>, <name> ;
  - name is symbolic and define by compiler tool
  - ⇒ Note: Remember that WORK and STD do not need to be defined.
- **USE** lib\_name.pack\_name.object;
  - **ALL** is a reserved word
- Placing the Library/Use clause 1st will allow all following design units to access it

# Libraries

---

## ■ LIBRARY STD ;

- Contains the following packages:
  - **standard** ( Types: Bit, Boolean, Integer, Real, and Time. All operator functions to support types)
  - **textio** (File operations)
- An implicit library (built-in)
  - Does not need to be referenced in VHDL design

# Types Defined in Standard Package

## ■ Type BIT

- 2 logic value system ('0', '1')

**signal** a\_temp : bit;

- BIT\_VECTOR array of bits

**signal** temp : bit\_vector(3 **downto** 0);

**signal** temp : bit\_vector(0 **to** 3) ;

## ■ Type BOOLEAN

- (false, true)

## ■ Integer

- Positive and negative values in decimal

**signal** int\_tmp : integer; -- 32 bit number

**signal** int\_tmp1 : integer **range** 0 to 255; --8 bit number

⇒ Note: Standard package has other types

# Libraries

---

## ■ LIBRARY IEEE;

- Contains the following packages:
  - **std\_logic\_1164** (std\_logic types & related functions)
  - **std\_logic\_arith** (arithmetic functions)
  - **std\_logic\_signed** (signed arithmetic functions)
  - **std\_logic\_unsigned** (unsigned arithmetic functions)

# Types Defined in std\_logic\_1164 Package

## ■ Type **STD\_LOGIC**

- 9 logic value system ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')
  - 'W', 'L', 'H' weak values (Not supported by Synthesis)
  - 'X' - used for unknown
  - 'Z' - (not 'z') used for tri-state
  - '-' Don't Care
- Resolved type: supports signals with multiple drives

## ■ Type **STD\_ULOGIC**

- Same 9 value system as STD\_LOGIC
- Unresolved type: Does not support multiple signal drives; Error will occur



# VHDL Operators

Operator Type	Operator Name/Symbol
Logical	and or nand nor xor xnor <sup>(1)</sup>
Relational	= /= < <= > >=
Adding	+ - &
Signing	+ -
Multiplying	* / mod rem
Miscellaneous	** abs not

# Operator Overloading

- How do you use Arithmetic & Boolean functions with other data types?
  - ***Operator Overloading*** - defining Arithmetic & Boolean functions with other data types
- Operators are overloaded by defining a function whose name is the same as the operator itself
  - Because the operator and function name are the same, the function name must be enclosed within double quotes to distinguish it from the actual VHDL operator
  - The function is normally declared in a package so that it is globally visible for any design

# Review

---


- Terminology
  - Synthesis
  - Behavior Modeling
  - Structural Modeling
- Design Units
  - Entity
  - Architecture
  - Configuration
  - Package
- Libraries
  - work
  - ieee

---

# Architecture Modeling Fundamentals

# Using Signals

- Signals represent physical interconnect (wire) that communicate between processes (functions)
- Signals can be declared in **Packages**, **Entity** and **Architecture**



# Assigning Values to Signals

**SIGNAL** temp : **STD\_LOGIC\_VECTOR** (7 downto 0);

■ All bits:

```
temp <= "10101010";
```

```
temp <= x"AA" ; (1076-1993)
```

■ Single bit:

```
temp(7) <= '1';
```

■ Bit-slicing:


```
temp (7 downto 4) <= "1010";
```

■ Single-bit: single-quote (')

■ Multi-bit: double-quote (")

# Signal Used As an Interconnect

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
ENTITY simp IS  
PORT(r, t, g, h : IN STD_LOGIC;  
      qb : OUT STD_LOGIC);  
END simp;  
ARCHITECTURE logic OF simp IS  
SIGNAL qa : STD_LOGIC;  
  
BEGIN  
  
qa <= r or t;  
qb <= (qa and not(g xor h));  
  
END logic;
```



- **r**, **t**, **g**, **h**, and **qb** are Signals (by default)
- **qa** is a buried Signal and needs to be declared

*Signal Declaration  
inside Architecture*


# Simple Signal Assignments

■ Format: `<signal_name> <= <expression>;`

■ Example:

```
qa <= r or t ;  
qb <= (qa and not(g xor h));
```

→ *implied process*



■ VHDL Operators are used to describe the process



# Conditional Signal Assignments


## ■ Format:

```
<signal_name> <= <signal/value> when <condition1> else  
    <signal/value> when <condition2> else  
    .  
    .  
    <signal/value> when <condition3> else  
    <signal/value>;
```

## ■ Example:

```
q <= a WHEN sela = '1' ELSE  
    b WHEN selb = '1' ELSE  
    c;
```

*implied process*




# Selected Signal Assignments

## Format:

```
with <expression> select
<signal_name> <=    <signal/value> when <condition1>,
                    <signal/value> when <condition2>,
                    .
                    .
                    <signal/value> when others;
```

## Example:

```
WITH
  q <=
  sel SELECT
    a WHEN "00",
    b WHEN "01",
    c WHEN "10",
    d WHEN OTHERS;
```




# If-Then Statements

## Format:

```
IF <condition1> THEN
    {sequence of statement(s)}
ELSIF <condition2> THEN
    {sequence of statement(s)}
    .
    .
ELSE
    {sequence of statement(s)}
END IF;
```

## Example:

```
PROCESS(sela, selb, a, b, c)
BEGIN
    IF sela='1' THEN
        q <= a;
    ELSIF selb='1' THEN
        q <= b;
    ELSE
        q <= c;
    END IF;
END PROCESS;
```




# Case Statement

## ■ Format:

```
CASE {expression} IS  
    WHEN <condition1> =>  
        {sequence of statements}  
    WHEN <condition2> =>  
        {sequence of statements}  
        .  
        .  
    WHEN OTHERS => -- (optional)  
        {sequence of statements}  
END CASE;
```

## ■ Example:

```
PROCESS(sel, a, b, c, d)  
BEGIN  
    CASE sel IS  
        WHEN "00" =>  
            q <= a;  
        WHEN "01" =>  
            q <= b;  
        WHEN "10" =>  
            q <= c;  
        WHEN OTHERS =>  
            q <= d;  
    END CASE;  
END PROCESS;
```



# Sequential LOOPS

- Infinite Loop
  - Loops infinitely unless EXIT statement exists
- While Loop
  - Conditional test to end loop
- FOR Loop
  - Iteration Loop

```
[loop_label]LOOP  
  --sequential statement  
  EXIT loop_label ;  
END LOOP;
```

```
WHILE <condition> LOOP  
  --sequential statements  
END LOOP;
```

```
FOR <identifier> IN <range> LOOP  
  --sequential statements  
END LOOP;
```


# Two Types of Process Statements

- Combinatorial Process
  - Sensitive to all inputs used in the combinatorial logic

- Example

```
PROCESS(a, b, sel)
```

*sensitivity list includes all inputs used in the combinatorial logic*




- Sequential Process
  - Sensitive to a clock or/and control signals

- Example

```
PROCESS(clr, clk)
```

*sensitivity list does not include the d input, only the clock or/and control signals*




# DFF - rising\_edge

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dff_b IS
PORT ( d : in std_logic;
      clk : in std_logic;
      q : out std_logic
      );
END dff_b;

ARCHITECTURE behavior OF dff_b IS
BEGIN
PROCESS(clk)
BEGIN
  IF rising_edge(clk) THEN
    q <= d;
  END IF;
END PROCESS;
END behavior;
```



## *rising\_edge*

- **IEEE function that is defined in the *std\_logic\_1164* package**
- **specifies that the signal value must be 0 to 1**
- **X, Z to 1 transition is not allowed**

# DFF with asynchronous clear

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
USE ieee.std_logic_unsigned.all;
```

```
ENTITY dff_clr IS  
PORT ( clr : in bit;  
      d, clk : in std_logic;  
      q : out std_logic  
    );  
END dff_clr;
```

```
ARCHITECTURE behavior OF dff_clr IS
```

```
BEGIN  
PROCESS(clk, clr)  
BEGIN
```


```
IF clr = '0' THEN  
    q <= '0';
```

```
ELSIF rising_edge(clk) THEN  
    q <= d;
```

```
END IF;
```

```
END PROCESS;
```

```
END behavior;
```



- *This is how to implement asynchronous control signals for the register*
- *Note: This IF-THEN statement is outside the IF-THEN statement that checks the condition **rising\_edge***
- *Therefore, **clr='1'** does not depend on the clock*



# Design Hierarchically - Multiple Design Files

- VHDL hierarchical design requires Component Declarations and Component Instantiations

```
top.vhd  
entity-architecture "top"  
component "mid_a"  
component "mid_b"
```

```
mid_a.vhd  
entity-architecture "mid_a"  
component "bottom_a"
```

```
mid_b.vhd  
entity-architecture "mid_b"  
component "bottom_a"  
component "bottom_b"
```

```
bottom_a.vhd  
entity-architecture "bottom_a"
```

```
bottom_b.vhd  
entity-architecture "bottom_b"
```

# Component Declaration and Instantiation

- Component Declaration - Used to declare the *Port types* and the *Data Types* of the ports for a lower-level design

```
COMPONENT <lower-level_design_name> IS  
PORT ( <port_name> : <port_type> <data_type>;  
        .  
        .  
        <port_name> : <port_type> <data_type>);  
END COMPONENT;
```

- Component Instantiation - Used to map the ports of a lower-level design to that of the current-level design

```
<instance_name> : <lower-level_design_name>
```

```
PORT MAP(<lower-level_port_name> => <current_level_port_name>,  
          ..., <lower-level_port_name> => <current_level_port_name>);
```

# Library Altera/LPM

## ■ LIBRARY ALTERA ;

- Contains the following packages:
  - **maxplus2** (Component declarations for all primitives and old-style megafunction Altera libraries)
  - **megacore** (Component declarations for some Altera Megacores)

## ■ LIBRARY LPM;

- Contains the following packages:
  - **lpm\_components** (Component Declarations for all Altera LPM functions)

⇒ Note: See MAX+PLUS II or Quartus online help for more information

# LPM Instantiation

- All of the Altera LPM macrofunctions are declared in the package **lpm\_components.all** in the **LIBRARY lpm;**
- The **MegaWizard Plug-in Manager** in MAX+plus II and Quartus creates the VHDL code instantiating the LPM or Megafunction
- In the VHDL Code:

```
LIBRARY lpm;  
USE lpm.lpm_components.all;
```

# LPM Instantiation - lpm\_mult

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
USE ieee.std_logic_unsigned.all;
```

```
LIBRARY lpm;  
USE lpm.lpm_components.all;
```

```
ENTITY tst_mult IS  
PORT ( a, b : in std_logic_vector(7 downto 0);  
        q_out : out std_logic_vector(15 downto 0));  
END tst_mult;
```

```
ARCHITECTURE behavior OF tst_mult IS
```


```
BEGIN
```

```
    u1 : lpm_mult GENERIC MAP (lpm_widtha => 8, lpm_widthb => 8,  
                               lpm_widths => 16, lpm_widthp => 16)  
        PORT MAP(dataa => a, datab => b, result => q_out);
```

```
END behavior;
```

# Exemplo 10 - HelloWorld

- Fazer um led piscar a uma frequência de 1 s
- Utiliza a frequência de 50 MHz



# Exemplo 10 – HelloWorld - VHDL


```
PortaAND201.vhd  tb_PortaAND201.vhd  HelloWorld.vhd
1  -- Exemplo 10 - HelloWorld
2  -- Arquitetura de Computadores
3  -- Prof. Erivelton
4  -- Adapted from: Martin Schoeberl
5
6  library ieee;
7  use ieee.std_logic_1164.all;
8  use ieee.numeric_std.all;
9
10 entity HelloWorld is
11
12 port (
13     clk: in  std_logic;
14     led: out std_logic
15 );
16 end HelloWorld;
17
```

# Exemplo 10 – HelloWorld – VHDL



```
17
18 architecture rtl of HelloWorld is
19     constant CLK_FREQ      : integer := 50000000;
20     constant BLINK_FREQ    : integer := 2;
21     constant CNT_MAX       : integer := CLK_FREQ/BLINK_FREQ/2-1;
22     -- Sinais
23     signal cnt              : unsigned(24 downto 0);
24     signal blink            : std_logic;
25 begin
26     process(clk)
27     begin
28         if rising_edge(clk) then
29             if cnt=CNT_MAX then
30                 cnt    <= (others => '0');
31                 blink <= not blink;
32             else
33                 cnt    <= cnt + 1;
34             end if;
35         end if;
36     end process;
37     led <= blink;
38 end rtl;
39
```



# Exemplo 10 – HelloWorld




The screenshot shows a software interface with a table of node configurations. On the left side, there is a vertical toolbar with icons for undo, redo, and other actions. The table has four columns: 'Node Name', 'Direction', 'Location', and an unlabeled column. The first row shows 'clk' as an input node located at 'PIN\_T1'. The second row shows 'led' as an output node located at 'PIN\_V2'. The third row is a placeholder for a new node, labeled '<<new node>>'. The 'Location' column for the first two rows contains the text '2'.


Node Name	Direction	Location	
 clk	Input	PIN_T1	2
 led	Output	PIN_V2	2
<<new node>>			

# Exemplo 10 – HelloWorld - TestBench


- Elaboração de um TestBench para o HelloWorld usando o Quartus II - University Program WVF
- Simulação máxima 100 us
- O VHDL precisa ser alterado para comportar esse tempo
- Sugere-se uma frequência de 500 kHz




# Exemplo 10 – HelloWorld - TestBench




# Exemplo 10 – HelloWorld - TestBench




# Exemplo 10 – HelloWorld - TestBench



# Exemplo 10 – HelloWorld - TestBench



# Exemplo 10 – HelloWorld - TestBench



# Exemplo 10 – HelloWorld - TestBench

