## Part II

## Computer Arithmetic

## Addition / Subtraction



|  | Parts | Chapters |
| :---: | :---: | :---: |
|  | I. Number Representation | 1. Numbers and Arithmetic <br> 2. Representing Signed Numbers <br> 3. Redundant Number Systems <br> 4. Residue Number Systems |
|  | II. Addition / Subtraction | 5. Basic Addition and Counting <br> 6. Carry-Lookahead Adders <br> 7. Variations in Fast Adders <br> 8. Multioperand Addition |
|  | III. Multiplication | 9. Basic Multiplication Schemes <br> 10. High-Radix Multipliers <br> 11. Tree and Array Multipliers <br> 12. Variations in Multipliers |
|  | IV. Division | 13. Basic Division Schemes <br> 14. High-Radix Dividers <br> 15. Variations in Dividers <br> 16. Division by Convergence |
|  | V. Real Arithmetic | 17. Floating-Point Reperesentations <br> 18. Floating-Point Operations <br> 19. Errors and Error Control <br> 20. Precise and Certifiable Arithmetic |
|  | VI. Function Evaluation | 21. Square-Rooting Methods <br> 22. The CORDIC Algorithms <br> 23. Variations in Function Evaluation <br> 24. Arithmetic by Table Lookup |
|  | VII. Implementation Topics | 25. High-Throughput Arithmetic <br> 26. Low-Power Arithmetic <br> 27. Fault-Tolerant Arithmetic <br> 28. Reconfigurable Arithmetic |

Appendix: Past, Present, and Future


## About This Presentation

This presentation is intended to support the use of the textbook Computer Arithmetic: Algorithms and Hardware Designs (Oxford U. Press, 2nd ed., 2010, ISBN 978-0-19-532848-6). It is updated regularly by the author as part of his teaching of the graduate course ECE 252B, Computer Arithmetic, at the University of California, Santa Barbara. Instructors can use these slides freely in classroom teaching and for other educational purposes. Unauthorized uses are strictly prohibited. © Behrooz Parhami

| Edition | Released | Revised | Revised | Revised | Revised |
| :--- | :---: | :---: | :---: | :---: | :---: |
| First | Jan. 2000 | Sep. 2001 | Sep. 2003 | Oct. 2005 | Apr. 2007 |
|  |  | Apr. 2008 | Apr. 2009 |  |  |
| Second | Apr. 2010 | Mar. 2011 | Apr. 2012 | Apr. 2015 |  |

## II Addition/Subtraction

Review addition schemes and various speedup methods

- Addition is a key op (in itself, and as a building block)
- Subtraction = negation + addition
- Carry propagation speedup: lookahead, skip, select, ...
- Two-operand versus multioperand addition


## Topics in This Part

Chapter 5 Basic Addition and Counting
Chapter 6 Carry-Lookahead Adders
Chapter 7 Variations in Fast Adder
Chapter 8 Multioperand Addition


## 5 Basic Addition and Counting

## Chapter Goals

Study the design of ripple-carry adders, discuss why their latency is unacceptable, and set the foundation for faster adders

## Chapter Highlights

Full adders are versatile building blocks Longest carry chain on average: $\log _{2} k$ bits Fast asynchronous adders are simple Counting is relatively easy to speed up Key part of a fast adder is its carry network

## Basic Addition and Counting: Topics

## Topics in This Chapter

5.1 Bit-Serial and Ripple-Carry Adders
5.2 Conditions and Exceptions
5.3 Analysis of Carry Propagation
5.4 Carry Completion Detection
5.5 Addition of a Constant
5.6 Manchester Carry Chains and Adders

### 5.1 Bit-Serial and Ripple-Carry Adders

| Inputs |  | Outputs |  |
| :--- | :---: | :---: | ---: |
| $x$ | $y$ | $c$ | $s$ |
| - | - | - | - |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |



Half-adder (HA): Truth table and block diagram

| Inputs |  |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: |
| $x$ | $y$ | $C_{\text {in }}$ | $C_{\text {out }}$ | $s$ |
| - | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



Full-adder (FA): Truth table and block diagram

## Half-Adder Implementations


(a) AND/XOR half-adder.

(b) NOR-gate half-adder.

(c) NAND-gate half-adder with complemented carry.

Fig. 5.1 Three implementations of a half-adder.

## Full-Adder Implementations


(a) Built of half-adders.

(c) Suitable for CMOS realization.

(b) Built as an AND-OR circuit.

Fig. 5.2 Possible designs for a full-adder in terms of half-adders, logic gates, and CMOS transmission gates.

## Full-Adder Implementations


(a) FA built of two HAs

(b) CMOS mux-based FA


Fig. 5.2 (alternate version) Possible designs for a full-adder in terms of half-adders, logic gates, and CMOS transmission gates.

## Some Full-Adder Details

Logic equations for a full-adder:


CMOS transmission gate and its use in a 2-to-1 mux.

## Simple Adders Built of Full-Adders


(b) Ripple-carry adder.

## VLSI Layout of a Ripple-Carry Adder



Fig. 5.4 The layout of a 4-bit ripple-carry adder in CMOS implementation [Puck94].

## Carry Chain on an FPGA

[From: Virtex-5 User Guide]


Two views of Xilinx Virtex-5 ripple-carry adder

COUT (To Next Slice)


Slide 14

## Critical Path Through a Ripple-Carry Adder

$$
T_{\text {ripple-add }}=T_{\text {FA }}\left(x, y \rightarrow c_{\text {out }}\right)+(k-2) \times T_{F A}\left(c_{\text {in }} \rightarrow C \text { out }\right)+T_{\text {FA }}\left(c_{\text {in }} \rightarrow S\right)
$$



Fig. 5.5 Critical path in a $k$-bit ripple-carry adder.

## Binary Adders as Versatile Building Blocks

Set one input to 0 :
Set one input to 1 :
Set one input to 0 and another to 1 :
$c_{\text {out }}=$ AND of other inputs
$c_{\text {out }}=$ OR of other inputs
$s=$ NOT of third input


Fig. 5.6 Four-bit binary adder used to realize the logic function $f=w \vee x y z$ and its complement.

### 5.2 Conditions and Exceptions



Fig. 5.7 Two's-complement adder with provisions for detecting conditions and exceptions.

$$
\begin{aligned}
& \text { overflow }_{2 \text { 's-compl }}=x_{k-1} y_{k-1} s_{k-1}^{\prime} \vee x_{k-1}^{\prime} y_{k-1}^{\prime} s_{k-1} \\
& \text { overflow }_{2 \text { 's-compl }}=c_{k} \oplus c_{k-1}=c_{k} c_{k-1}^{\prime} \vee c_{k}^{\prime} c_{k-1}
\end{aligned}
$$

## Saturating Adders

Saturating (saturation) arithmetic:
When a result's magnitude is too large, do not wrap around; rather, provide the most positive or the most negative value that is representable in the number format

Example - In 8-bit 2's-complement format, we have:
$120+26 \rightarrow 18$ (wraparound); $120{ }_{\text {sat }} 26 \rightarrow 127$ (saturating)
Saturating arithmetic in desirable in many DSP applications
Designing saturating adders
Unsigned (quite easy)
Signed (only slightly harder)


### 5.3 Analysis of Carry Propagation




Fig. 5.8 Example addition and its carry propagation chains.

## Using Probability to Analyze Carry Propagation

Given binary numbers with random bits, for each position $i$ we have

| Probability of carry generation $=1 / 4$ | (both 1s) |
| :--- | :--- |
| Probability of carry annihilation $=1 / 4$ | (both Os) |
| Probability of carry propagation $=1 / 2$ | (different) |

Probability that carry generated at position i propagates through position $j-1$ and stops at position $j(j>i)$

$$
2^{-(-1-1-)} \times 1 / 2=2^{-(i-1)}
$$

Expected length of the carry chain that starts at position $i$

$$
2-2^{-(k-i-1)}
$$

Average length of the longest carry chain in $k$-bit addition is strictly less than $\log _{2} k$; it is $\log _{2}(1.25 k)$ per experimental results
Analogy: Expected number when rolling one die is 3.5 ; if one rolls many dice, the expected value of the largest number shown grows

### 5.4 Carry Completion Detection



Fig. 5.9 The carry network of an adder with two-rail carries and carry completion detection logic.

### 5.5 Addition of a Constant: Counters



Fig. 5.10 An up (down) counter built of a register, an incrementer (decrementer), and a multiplexer.

## Implementing a Simple Up Counter


(Fm arch text) Ripple-carry incrementer for use in an up counter.


Fig. 5.11 Four-bit asynchronous up counter built only of negative-edge-triggered T flip-flops.

## Faster and Constant-Time Counters

Any fast adder design can be specialized and optimized to yield a fast counter (carry-lookahead, carry-skip, etc.)

One can use redundant representation to build a constant-time counter, but a conversion penalty must be paid during read-out

Count register divided into three stages


Fig. 5.12 Fast (constant-time) three-stage up counter.

### 5.6 Manchester Carry Chains and Adders

Sum digit in radix $r$
Special case of radix 2

$$
\begin{aligned}
& s_{i}=\left(x_{i}+y_{i}+c_{i}\right) \bmod r \\
& s_{i}=x_{i} \oplus y_{i} \oplus c_{i}
\end{aligned}
$$

Computing the carries $c_{i}$ is thus our central problem For this, the actual operand digits are not important What matters is whether in a given position a carry is
generated, propagated, or annihilated (absorbed)

For binary addition:

$$
g_{i}=x_{i} y_{i} \quad p_{i}=x_{i} \oplus y_{i} \quad a_{i}=x_{i}^{\prime} y_{i}^{\prime}=\left(x_{i} \vee y_{i}\right)^{\prime}
$$

It is also helpful to define a transfer signal:

$$
t_{i}=g_{i} \vee p_{i}=a_{i}^{\prime}=x_{i} \vee y_{i}
$$

Using these signals, the carry recurrence is written as

$$
c_{i+1}=g_{i} \vee c_{i} p_{i}=g_{i} \vee c_{i} g_{i} \vee c_{i} p_{i}=g_{i} \vee c_{i} t_{i}
$$

## Manchester Carry Network

The worst-case delay of a Manchester carry chain has three components:

1. Latency of forming the switch control signals
2. Set-up time for switches
3. Signal propagation delay through $k$ switches

(a) Conceptual representation

(b) Possible CMOS realization.

Fig. 5.13 One stage in a Manchester carry chain.

## Details of a 5-Bit Manchester Carry Network

Dynamic logic, with 2-phase operation
Clock low: Precharge ( $c_{i}=0$ )
Clock high: Pull-down (if $g_{i}=1$ )
The transistors must be sized appropriately for maximum speed
Smaller transistors
Larger transistors


Carry chain of a 5 -bit Manchester adder.

Slide 27

## Carry Network is the Essence of a Fast Adder



Fig. 5.14 Generic structure of a binary adder, highlighting its carry network.

## Ripple-Carry Adder Revisited

## The carry recurrence: $c_{i+1}=g_{i} \vee p_{i} c_{i}$

Latency of $k$-bit adder is roughly $2 k$ gate delays:
1 gate delay for production of $p$ and $g$ signals, plus $2(k-1)$ gate delays for carry propagation, plus 1 XOR gate delay for generation of the sum bits


Fig. 5.15 Alternate view of a ripple-carry network in connection with the generic adder structure shown in Fig. 5.14.

## The Complete Design of a Ripple-Carry Adder



Fig. 5.15 (ripple-carry network) superimposed on Fig. 5.14 (generic adder).

## 6 Carry-Lookahead Adders

## Chapter Goals

Understand the carry-lookahead method and its many variations
used in the design of fast adders

## Chapter Highlights

Single- and multilevel carry lookahead Various designs for log-time adders Relating the carry determination problem to parallel prefix computation
Implementing fast adders in VLSI

## Carry-Lookahead Adders: Topics

Topics in This Chapter<br>6.1 Unrolling the Carry Recurrence<br>6.2 Carry-Lookahead Adder Design<br>6.3 Ling Adder and Related Designs<br>6.4 Carry Determination as Prefix Computation<br>6.5 Alternative Parallel Prefix Networks<br>6.6 VLSI Implementation Aspects

### 6.1 Unrolling the Carry Recurrence

Recall the generate, propagate, annihilate (absorb), and transfer signals:

| $\frac{\text { Signal }}{g_{i}}$ | $\frac{\text { Radix } r}{\text { is } 1 \text { iff } x_{i}+y_{i} \geq r}$ | $\frac{\text { Binary }}{x_{i} y_{i}}$ |
| :---: | :--- | :--- |
| $p_{i}$ | is 1 iff $x_{i}+y_{i}=r-1$ | $x_{i} \oplus y_{i}$ |
| $\mathrm{a}_{i}$ | is 1 iff $x_{i}+y_{i}<r-1$ | $x_{i}{ }^{\prime} y_{i}{ }^{\prime}=\left(x_{i} \vee y_{i}\right)^{\prime}$ |
| $t_{i}$ | is 1 iff $x_{i}+y_{i} \geq r-1$ | $x_{i} \vee y_{i}$ |
| $s_{i}$ | $\left(x_{i}+y_{i}+c_{i}\right) \bmod r$ | $x_{i} \oplus y_{i} \oplus c_{i}$ |

The carry recurrence can be unrolled to obtain each carry signal directly from inputs, rather than through propagation

$$
\begin{array}{rlrl}
c_{i} & =g_{i-1} \vee c_{i-1} p_{i-1} & & \text { Note: } \\
& =g_{i-1} \vee\left(g_{i-2} \vee c_{i-2} p_{i-2}\right) p_{i-1} & & \text { Addition symbol } \\
& =g_{i-1} \vee g_{i-2} p_{i-1} \vee c_{i-2} p_{i-2} p_{i-1} & & \\
& =g_{i-1} \vee g_{i-2} p_{i-1} \vee g_{i-3} p_{i-2} p_{i-1} \vee c_{i-3} p_{i-3} p_{i-2} p_{i-1} & \\
& =g_{i-1} \vee g_{i-2} p_{i-1} \vee g_{i-3} p_{i-2} p_{i-1} \vee g_{i-4} p_{i-3} p_{i-2} p_{i-1} \vee c_{i-4} p_{i-4} p_{i-3} p_{i-2} p_{i-1} \\
& =\ldots & &
\end{array}
$$

## Full Carry Lookahead



Theoretically, it is possible to derive each sum digit directly from the inputs that affect it

Carry-lookahead adder design is simply a way of reducing the complexity of this ideal, but impractical, arrangement by hardware sharing among the various lookahead circuits

## Four-Bit Carry-Lookahead Adder

Full carry lookahead is quite practical for a 4-bit adder

$$
\begin{aligned}
& c_{1}=g_{0} \vee c_{0} p_{0} \\
& c_{2}=g_{1} \vee g_{0} p_{1} \vee c_{0} p_{0} p_{1} \\
& c_{3}=g_{2} \vee g_{1} p_{2} \vee g_{0} p_{1} p_{2} \vee c_{0} p_{0} p_{1} p_{2} \\
& c_{4}=g_{3} \vee g_{2} p_{3} \vee g_{1} p_{2} p_{3} \vee g_{0} p_{1} p_{2} p_{3} \\
& \vee c_{0} p_{0} p_{1} p_{2} p_{3}
\end{aligned}
$$



Fig. 6.1 Four-bit carry network with full lookahead.

Slide 35

## Carry Lookahead Beyond 4 Bits

Consider a 32-bit adder

$$
\begin{aligned}
& c_{1}=g_{0} \vee c_{0} p_{0} \\
& c_{2}=g_{1} \vee g_{0} p_{1} \vee c_{0} p_{0} p_{1} \\
& c_{3}=g_{2} \vee g_{1} p_{2} \vee g_{0} p_{1} p_{2} \vee c_{0} p_{0} p_{1} p_{2}
\end{aligned}
$$

No circuit sharing:
Repeated computations
$c_{31}=g_{30} \vee g_{29} p_{30} \vee g_{28} p_{29} p_{30} \vee g_{27} p_{28} p_{29} p_{30} \vee \ldots \vee c_{0} p_{0} p_{1} p_{2} p_{3} \ldots p_{29}$
$p_{30}$

High fan-ins necessitate tree-structured circuits


## Two Solutions to the Fan-in Problem

High-radix addition (i.e., radix $2^{h}$ )
Increases the latency for generating $g$ and $p$ signals and sum digits, but simplifies the carry network (optimal radix?)

Multilevel lookahead
Example: 16-bit addition
Radix-16 (four digits)
Two-level carry lookahead (four 4-bit blocks)
Either way, the carries $c_{4}, c_{8}$, and $c_{12}$ are determined first


### 6.2 Carry-Lookahead Adder Design

Block generate and propagate signals

$$
\begin{aligned}
& g_{[i,+3]}=g_{i+3} \vee g_{i+2} p_{i+3} \vee g_{i+1} p_{i+2} p_{i+3} \vee g_{i} p_{i+1} p_{i+2} p_{i+3} \\
& p_{[i, i+3]}=p_{i} p_{i+1} p_{i+2} p_{i+3}
\end{aligned}
$$



Fig. 6.2b Schematic diagram of a 4-bit lookahead carry generator.

## A Building Block for Carry-Lookahead Addition

Fig. 6.2a A 4-bit lookahead carry generator


## Combining Block $g$ and $p$ Signals



Fig. 6.3 Combining of $g$ and $p$ signals of four (contiguous or overlapping) blocks of arbitrary widths into the $g$ and $p$ signals for the overall block $\left[i_{0}, j_{3}\right]$.

## A Two-Level Carry-Lookahead Adder


$g_{[0,63]}$
P [0,63]

Fig. 6.4 Building a 64-bit carry-lookahead adder from 16 4 -bit adders and 5 lookahead carry generators.

Carry-out: $\quad c_{\text {out }}=g_{[0, k-1]} \vee c_{0} p_{[0, k-1]}=x_{k-1} y_{k-1} \vee s_{k-1}{ }^{\prime}\left(x_{k-1} \vee y_{k-1}\right)$

## Latency of a Multilevel Carry-Lookahead Adder

Latency through the 16-bit CLA adder consists of finding:
$g$ and $p$ for individual bit positions 1 gate level $g$ and $p$ signals for 4-bit blocks Block carry-in signals $c_{4}, c_{8}$, and $c_{12}$ Internal carries within 4-bit blocks Sum bits

2 gate levels
2 gate levels
2 gate levels
2 gate levels
9 gate levels
(compare to 32 gate levels for a 16-bit ripple-carry adder)
Each additional lookahead level adds 4 gate levels of latency
Latency for $k$-bit CLA adder: $\quad T_{\text {lookahead-add }}=4 \log _{4} k+1$ gate levels

### 6.3 Ling Adder and Related Designs

Consider the carry recurrence and its unrolling by 4 steps:

$$
\begin{aligned}
c_{i} & =g_{i-1} \vee c_{i-1} t_{i-1} \\
& =g_{i-1} \vee g_{i-2} t_{i-1} \vee g_{i-3} t_{i-2} t_{i-1} \vee g_{i-4} t_{i-3} t_{i-2} t_{i-1} \vee c_{i-4} t_{i-4} t_{i-3} t_{i-2} t_{i-1}
\end{aligned}
$$

Ling's modification: Propagate $h_{i}=c_{i} \vee c_{i-1}$ instead of $c_{i}$

$$
\begin{aligned}
h_{i} & =g_{i-1} \vee h_{i-1} t_{i-2} \\
& =g_{i-1} \vee g_{i-2} \vee g_{i-3} t_{i-2} \vee g_{i-4} t_{i-3} t_{i-2} \vee h_{i-4} t_{i-4} t_{i-3} t_{i-2}
\end{aligned}
$$

Propagate
harry,
not carry!

CLA: 5 gates
Ling: 4 gates
max 5 inputs
max 5 inputs

19 gate inputs
14 gate inputs

The advantage of $h_{i}$ over $c_{i}$ is even greater with wired-OR:
CLA: 4 gates max 5 inputs 14 gate inputs
Ling: 3 gates $\quad \max 4$ inputs 9 gate inputs
Once $h_{i}$ is known, however, the sum is obtained by a slightly more complex expression compared with $s_{i}=p_{i} \oplus c_{i}$

$$
s_{i}=p_{i} \oplus h_{i} t_{i-1}
$$

### 6.4 Carry Determination as Prefix Computation



Fig. 6.5 Combining of $g$ and $p$ signals of two (contiguous or overlapping) blocks $\mathrm{B}^{\prime}$ and $\mathrm{B}^{\prime \prime}$ of arbitrary widths into the $g$ and $p$ signals for block B .

## Formulating the Prefix Computation Problem

The problem of carry determination can be formulated as:
Given

$\left(g_{k-1}, p_{k-1}\right)$
Find


Carry-in can be viewed as an extra ( -1 ) position: $\left(g_{-1}, p_{-1}\right)=\left(c_{\text {in }}, 0\right)$
The desired pairs are found by evaluating all prefixes of


The carry operator $\Phi$ is associative, but not commutative

$$
\left[\left(g_{1}, p_{1}\right) \Phi\left(g_{2}, p_{2}\right)\right] \Phi\left(g_{3}, p_{3}\right)=\left(g_{1}, p_{1}\right) \Phi\left[\left(g_{2}, p_{2}\right) \Phi\left(g_{3}, p_{3}\right)\right]
$$

Prefix sums analogy:
Given
Find
$x_{0}$
$x_{1}$
$x_{2}$
$x_{0}+x_{1}+x_{2}$

$$
\begin{aligned}
& x_{k-1} \\
& x_{0}+x_{1}+\ldots+x_{k-1}
\end{aligned}
$$

## Example Prefix-Based Carry Network


(a) A 4-input prefix sums network

Fig. 6.6 Four-input parallel prefix sums network and its corresponding carry network.


Slide 46

### 6.5 Alternative Parallel Prefix Networks



Fig. 6.7 Ladner-Fischer parallel prefix sums network built of two k/2-input networks and $k / 2$ adders.

Delay recurrence

$$
\begin{aligned}
& D(k)=D(k / 2)+1=\log _{2} k \\
& C(k)=2 C(k / 2)+k / 2=(k / 2) \log _{2} k
\end{aligned}
$$

Cost recurrence

## The Brent-Kung Recursive Construction



Fig. 6.8 Parallel prefix sums network built of one k/2-input network and $k-1$ adders.

$$
\begin{array}{ll}
\text { Delay recurrence } & D(k)=D(k / 2)+2=2 \log _{2} k-1 \quad(-2 \text { really }) \\
\text { Cost recurrence } & C(k)=C(k / 2)+k-1=2 k-2-\log _{2} k
\end{array}
$$

## Brent-Kung Carry Network (8-Bit Adder)



## Brent-Kung Carry Network (16-Bit Adder)

Reason for latency being $2 \log _{2} k-2$

Fig. 6.9 Brent-Kung parallel prefix graph for 16 inputs.


## Kogge-Stone Carry Network (16-Bit Adder)

$$
\begin{aligned}
& \text { Cost formula } \\
& \begin{array}{l}
\text { C(k) }=(k-1) \\
\quad+(k-2) \\
\quad+(k-4)+\ldots \\
\quad+(k-k / 2) \\
= \\
k \log _{2} k-k+1
\end{array}
\end{aligned}
$$

$\log _{2} k$ levels (minimum possible)

Fig. 6.10
Kogge-Stone parallel prefix graph for 16 inputs.
$\begin{array}{lllllllllllllll}X_{15} & X_{14} & X_{13} & X_{12} & X_{11} & X_{10} & x_{9} & X_{8} & x_{7} & x_{6} & x_{5} & x_{4} & x_{3} & x_{2} & x_{1}\end{array} x_{0}$


## Speed-Cost Tradeoffs in Carry Networks

| Method | Delay | Cost |
| :--- | :--- | :--- |
| Ladner-Fischer | $\log _{2} k$ | $(k / 2) \log _{2} k$ |
| Kogge-Stone | $\log _{2} k$ | $k \log _{2} k-k+1$ |
| Brent-Kung | $2 \log _{2} k-2$ | $2 k-2-\log _{2} k$ |



## Hybrid B-K/K-S Carry Network (16-Bit Adder)

Brent-Kung: 6 levels 26 cells


Kogge-Stone:
4 levels 49 cells

Fig. 6.11
A Hybrid Brent-Kung/ Kogge-Stone parallel prefix graph for 16 inputs.
$\mathrm{x}_{15} \mathrm{x}_{14} \mathrm{x}_{13} \mathrm{x}_{12} \mathrm{x}_{11} \mathrm{x}_{10} \mathrm{x}_{9} \mathrm{x}_{8} \mathrm{x}_{7} \mathrm{x}_{6} \mathrm{x}_{5} \mathrm{x}_{4} \mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{x}_{0}$


### 6.6 VLSI Implementation Aspects

Example: Radix-256 addition of 56-bit numbers as implemented in the AMD Am 29050 CMOS micro

Our description is based on the 64-bit version of the adder
In radix-256, 64-bit addition, only these carries are needed:

$$
\begin{array}{lllllll}
C_{56} & C_{48} & C_{40} & C_{32} & c_{24} & c_{16} & c_{8}
\end{array}
$$

First, 4-bit Manchester carry chains (MCCs) of Fig. 6.12a are used to derive $g$ and $p$ signals for 4-bit blocks

Next, the $g$ and $p$ signals for 4 -bit blocks are combined to form the desired carries, using the MCCs in Fig. 6.12b

## Four-Bit Manchester Carry Chains


(a)

(b)

Fig. 6.12 Example 4-bit Manchester carry chain designs in CMOS technology [Lync92].

## Carry Network for 64-Bit Adder



## 7 Variations in Fast Adders

## Chapter Goals

Study alternatives to the carry-lookahead method for designing fast adders

Chapter Highlights
Many methods besides CLA are available
(both competing and complementary)
Best design is technology-dependent
(often hybrid rather than pure)
Knowledge of timing allows optimizations

## Variations in Fast Adders: Topics

| Topics in This Chapter |
| :--- |
| 7.1 Simple Carry-Skip Adders |
| 7.2 Multilevel Carry-Skip Adders |
| 7.3 Carry-Select Adders |
| 7.4 Conditional-Sum Adder |
| 7.5 Hybrid Designs and Optimizations |
| 7.6 Modular Two-Operand Adders |

Topics in This Chapter
7.1 Simple Carry-Skip Adders
7.2 Multilevel Carry-Skip Adders
7.3 Carry-Select Adders
7.4 Conditional-Sum Adder
7.5 Hybrid Designs and Optimizations
7.6 Modular Two-Operand Adders

### 7.1 Simple Carry-Skip Adders


(b) Simple carry-skip adder

Fig. 7.1 Converting a 16-bit ripple-carry adder into a simple carry-skip adder with 4-bit skip blocks.

## Another View of Carry-Skip Addition



Street/freeway analogy for carry-skip adder.

## Skip Carry Logic with OR Gate vs. Mux



The carry-skip adder with "OR combining" works fine if we begin with a clean slate, where all signals are 0 s at the outset; otherwise, it will run into problems, which do not exist in mux-based version

## Carry-Skip Adder with Fixed Block Size

Block width $b ; k / b$ blocks to form $a k$-bit adder (assume $b$ divides $k$ )

$$
\begin{aligned}
& \begin{array}{cc}
T_{\text {fixed-skip-add }} & (b-1) \\
\text { in block 0 }
\end{array} \quad \underset{\text { skips }}{(k / b-1)} \quad+\begin{array}{c}
(b-1) \\
\text { in last block }
\end{array} \\
& \cong 2 b+k / b-3 \text { stages } \\
& d T / d b=2-k / b^{2}=0 \quad \Rightarrow \quad b^{\text {opt }}=\sqrt{k / 2} \\
& T^{\mathrm{opt}}=2 \sqrt{2 k}-3
\end{aligned}
$$



Example: $k=32, b^{\mathrm{opt}}=4, T^{\mathrm{opt}}=13$ stages (contrast with 32 stages for a ripple-carry adder)

## Carry-Skip Adder with Variable-Width Blocks



Fig. 7.2 Carry-skip adder with variable-size blocks and three sample carry paths.
— Ripple

The total number of bits in the $t$ blocks is $k$ :

$$
\begin{aligned}
& 2[b+(b+1)+\ldots+(b+t / 2-1)]=t(b+t / 4-1 / 2)=k \\
& b=k / t-t / 4+1 / 2 \\
& T_{\text {var-skip-add }}=2(b-1)+t-1=2 k / t+t / 2-2 \\
& d T / d b=-2 k / t^{2}+1 / 2=0 \quad \Rightarrow \quad t^{\text {opt }}=2 \sqrt{k} \\
& T^{\text {opt }}=2 \sqrt{k}-2 \quad \text { (a factor of } \sqrt{2} \text { smaller than for fixed-block) }
\end{aligned}
$$

### 7.2 Multilevel Carry-Skip Adders



Fig. 7.3 Schematic diagram of a one-level carry-skip adder.


Fig. 7.4 Example of a two-level carry-skip adder.


Fig. 7.5 Two-level carry-skip adder optimized by removing the short-block skip circuits.

## Designing a Single-Level Carry-Skip Adder

## Example 7.1

Each of the following takes one unit of time: generation of $g_{i}$ and $p_{i}$; generation of level-i skip signal from level-(i-1) skip signals, ripple, skip, and formation of sum bit once the incoming carry is known

Build the widest possible one-level carry-skip adder with total delay of 8


Fig. 7.6 Timing constraints of a single-level carry-skip adder with a delay of 8 units.

Max adder width $=18$
$(1+2+3+4+4+3+1)$

Generalization of Example 7.1 for total time $T$ (even or odd)

| 1 | 2 | 3 | $\ldots$ | $T / 2$ | $T / 2$ | $\ldots$ | 4 | 3 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- | :--- | :--- |
| 1 | 2 | 3 | $\ldots$ | $(T+1) / 2$ | $\ldots$ | 4 | 3 | 1 |

Thus, for any $T$, the total width is $\left\lfloor(T+1)^{2} / 4\right\rfloor-2$

## Designing a Two-Level Carry-Skip Adder

## Example 7.2

Each of the following takes one unit of time: generation of $g_{i}$ and $p_{i}$, generation of level-i skip signal from level-(i-1) skip signals, ripple, skip, and formation of sum bit once the incoming carry is known

Build the widest possible two-level carry-skip adder with total delay of 8
$\mathrm{T}_{\text {produce }}-\mathrm{T}_{\text {assimilate }}$

(a) Initial timing constraints

Max adder width $=30$
(a)

$(1+3+6+8+8+4)$
(b) Final design

Fig. 7.7 Two-level carry-skip adder with a delay of 8 units.

## Elaboration on Two-Level Carry-Skip Adder

## Example 7.2

Given the delay pair $\{\beta, \alpha\}$ for a level- 2 block in Fig. 7.7a, the number of level-1 blocks that can be accommodated is $\gamma=\min (\beta-1, \alpha)$


Single-level carry-skip adder with $T_{\text {assimilate }}=\alpha$


Single-level carry-skip adder with $T_{\text {produce }}=\beta$
Width of the ith level-1 block in the level-2 block characterized by $\{\beta, \alpha\}$ is $b_{i}=\min (\beta-\gamma+i+1, \alpha-i)$; the total block width is then $\sum_{i=0}$ to $\gamma-1 b_{i}$

## Carry-Skip Adder Optimization Scheme



Fig. 7.8 Generalized delay model for carry-skip adders.

Slide 68

### 7.3 Carry-Select Adders



Fig. 7.9 Carry-select adder for $k$-bit numbers built from three k/2-bit adders.

$$
\begin{aligned}
& C_{\text {select-add }}(k)=3 C_{\text {add }}(k / 2)+k / 2+1 \\
& T_{\text {select-add }}(k)=T_{\text {add }}(k / 2)+1
\end{aligned}
$$

## Multilevel Carry-Select Adders



Fig. 7.10 Two-level carry-select adder built of $k / 4$-bit adders.

### 7.4 Conditional-Sum Adder

Multilevel carry-select idea carried out to the extreme (to 1-bit blocks.

$$
\begin{aligned}
& C(k) \cong 2 C(k / 2)+k+2 \cong k\left(\log _{2} k+2\right)+k C(1) \\
& T(k)=T(k / 2)+1=\log _{2} k+T(1)
\end{aligned}
$$

where $C(1)$ and $T(1)$ are the cost and delay of the circuit of Fig. 7.11 for deriving the sum and carry bits with a carry-in of 0 and 1

$k+2$ is an upper bound on number of single-bit 2-to-1 multiplexers needed for combining two $\mathrm{k} / 2$-bit adders into a $k$-bit adder

Fig. 7.11 Top-level block for one bit position of a conditional-sum adder.

## Conditional-Sum Addition Example

## Table 7.2

Conditional-sum addition of two 16-bit numbers. The width of the block for which the sum and carry bits are known doubles with each additional level, leading to an addition time that grows as the logarithm of the word width $k$.


## Elaboration on Conditional-Sum Addition

Two adjacent 4-bit blocks, forming an 8-bit block

Left 4-bit block


Right 4-bit block


Two versions of sum bits and carry-out in 4-bit blocks

Two versions of sum bits and carry-out in 8-bit block

$$
\begin{aligned}
& 0 \leftarrow 01000000 \leftarrow 1
\end{aligned}
$$

### 7.5 Hybrid Designs and Optimizations

The most popular hybrid addition scheme:


Fig. 7.12 A hybrid carry-lookahead/carry-select adder.

## Details of a 64-Bit Hybrid CLA/Select Adder



Each of the carries $c_{8 j}$, produced by the tree network above is used to select one of the two versions of the sum in positions $8 j$ to $8 j+7$

## Any Two Addition Schemes Can Be Combined



Fig. 7.13 Example 48-bit adder with hybrid ripple-carry/carry-lookahead design.

Other possibilities: hybrid carry-select/ripple-carry hybrid ripple-carry/carry-select

## Optimizations in Fast Adders

What looks best at the block diagram or gate level may not be best when a circuit-level design is generated (effects of wire length, signal loading, ... )

Modern practice: Optimization at the transistor level
Variable-block carry-lookahead adder
Optimizations for average or peak power consumption
Timing-based optimizations (next slide)

## Optimizations Based on Signal Timing

So far, we have assumed that all input bits are presented at the same time and all output bits are also needed simultaneously


Fig. 7.14 Example arrival times for operand bits in the final fast adder of a tree multiplier [Oklo96].

## Modern Low-Power Adders Implemented in CMOS



## Taxonomy of Parallel Prefix Networks



### 7.6 Modular Two-Operand Adders

$\bmod -2^{k}$ : Ignore carry out of position $k-1$
$\bmod -\left(2^{k}-1\right)$ : Use end-around carry because $2^{k}=\left(2^{k}-1\right)+1$
mod- $\left(2^{k}+1\right)$ : Residue representation needs $k+1$ bits

| Number | Std. binary | Diminished-1 | $x+y \geq 2^{k}+1$ iff |
| :---: | :---: | :---: | :---: |
| 0 | 00... 000 | $1 \mathrm{x} . . . \mathrm{xxx}$ | $(x-1)+(y-1)+1 \geq 2^{k}$ |
| 1 | 00... 001 | $00 . .000$ |  |
| 2 | 00...010 | $00 \ldots 001$ | $\begin{aligned} & (x+y)-1= \\ & (x-1)+(y-1)+1 \end{aligned}$ |
| $2^{k}-1$ | $01 . . .111$ | $01 \ldots 110$ | $x y-1=$ |
| $2^{k}$ | 10...000 | $01 \ldots 111$ | $(x-1)(y-1)+(x-1)+(y-1)$ |

## General Modular Adders

$(x+y) \bmod m$
if $x+y \geq m$
then $x+y-m$ else $x+y$

Fig. 7.15 Fast modular addition.


$$
(x+y) \bmod m
$$

## 8 Multioperand Addition

## Chapter Goals

Learn methods for speeding up the addition of several numbers (needed for multiplication or inner-product)

## Chapter Highlights

Running total kept in redundant form Current total + Next number $\rightarrow$ New total Deferred carry assimilation Wallace/Dadda trees, parallel counters Modular multioperand addition

## Multioperand Addition: Topics

| Topics in This Chapter |
| :--- |
| 8.1 Using Two-Operand Adders |
| 8.2 Carry-Save Adders |
| 8.3 Wallace and Dadda Trees |
| 8.4 Parallel Counters and Compressors |
| 8.5 Adding Multiple Signed Numbers |
| 8.6 Modular Multioperand Adders |

Topics in This Chapter
8.1 Using Two-Operand Adders
8.2 Carry-Save Adders
8.3 Wallace and Dadda Trees
8.4 Parallel Counters and Compressors
8.5 Adding Multiple Signed Numbers
8.6 Modular Multioperand Adders

### 8.1 Using Two-Operand Adders

Some applications of multioperand addition


Fig. 8.1 Multioperand addition problems for multiplication or inner-product computation in dot notation.

Slide 85

## Serial Implementation with One Adder



Fig. 8.2 Serial implementation of multioperand addition with a single 2-operand adder.

$$
\begin{aligned}
T_{\text {serial-multi-add }} & =\mathrm{O}(n \log (k+\log n)) \\
& =\mathrm{O}(n \log k+n \log \log n)
\end{aligned}
$$

Therefore, addition time grows superlinearly with $n$ when $k$ is fixed and logarithmically with $k$ for a given $n$

## Pipelined Implementation for Higher Throughput

Problem to think about: Ignoring start-up and other overheads, this scheme achieves a speedup of 4 with 3 adders. How is this possible?


Fig. 8.3 Serial multioperand addition when each adder is a 4-stage pipeline.

## Parallel Implementation as Tree of Adders

$n-1$
adders

$\left\lceil\log _{2} n\right\rceil$ adder levels

Fig. 8.4 Adding 7 numbers in a binary tree of adders.

$$
\begin{aligned}
T_{\text {tree-fast-multi-add }} & =\mathrm{O}\left(\log k+\log (k+1)+\ldots+\log \left(k+\left\lceil\log _{2} n\right\rceil-1\right)\right) \\
& =\mathrm{O}(\log n \log k+\log n \log \log n)
\end{aligned}
$$

$$
T_{\text {tree-ripple-multi-add }}=\mathrm{O}(k+\log n)
$$

[Justified on the next slide]

## Elaboration on Tree of Ripple-Carry Adders



Fig. 8.5 Ripple-carry adders at levels $i$ and $i+1$ in the tree of adders used for multi-operand addition.

The absolute best latency that we can hope for is $\mathrm{O}(\log k+\log n)$
There are $k n$ data bits to process and using any set of computation elements with constant fan-in, this requires $\mathrm{O}(\log (k n))$ time

We will see shortly that carry-save adders achieve this optimum time

### 8.2 Carry-Save Adders

Fig. 8.6 A ripple-carry adder turns into a carry-save adder if the carries are saved (stored) rather than propagated.



Fig. 8.7 Carry-propagate adder (CPA) and carry-save adder (CSA) functions in dot notation.


Half-adder
Fig. 8.8 Specifying fulland half-adder blocks, with their inputs and outputs, in dot notation.


## Multioperand Addition Using Carry-Save Adders

$$
\begin{aligned}
T_{\text {carry-save-multi-add }} & =\mathrm{O}\left(\text { tree height }+T_{\mathrm{CPA}}\right) \\
& =\mathrm{O}(\log n+\log k) \\
C_{\text {carry-save-multi-add }} & =(n-2) C_{\mathrm{CSA}}+C_{\mathrm{CPA}}
\end{aligned}
$$



Fig. 8.13 Serial carry-save addition using a single CSA.

Fig. 8.9 Tree of carry-save adders reducing seven numbers to two.

## Example Reduction by a CSA Tree



Total cost $=7$-bit adder +28 FAs +1 HA
Fig. 8.10 Addition of seven 6 -bit numbers in dot notation.


Fig. 8.11 Representing a sevenoperand addition in tabular form.

A full-adder compacts 3 dots into 2 (compression ratio of 1.5)

A half-adder rearranges 2 dots (no compression, but still useful)


## Width of Adders in a CSA Tree



### 8.3 Wallace and Dadda Trees



Table 8.1 The maximum number $n(h)$ of inputs for an $h$-level CSA tree

| $h$ | $n(h)$ | $h$ | $n(h)$ | $h$ | $n(h)$ |
| ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 2 | 7 | 28 | 14 | 474 |
| 1 | 3 | 8 | 42 | 15 | 711 |
| 2 | 4 | 9 | 63 | 16 | 1066 |
| 3 | 6 | 10 | 94 | 17 | 1599 |
| 4 | 9 | 11 | 141 | 18 | 2398 |
| 5 | 13 | 12 | 211 | 19 | 3597 |
| 6 | 19 | 13 | 316 | 20 | 5395 |

$n(h)$ : Maximum number of inputs for $h$ levels

## Example Wallace and Dadda Reduction Trees



Total cost = 7-bit adder +28 FAs +1 HA
Fig. 8.10 Addition of seven 6 -bit numbers in dot notation.

Wallace tree:
Reduce the number of operands at the earliest possible opportunity

Slide 95

## A Small Optimization in Reduction Trees



Total cost $=7$-bit adder +28 FAs +1 HA

Fig. 8.15 Adding seven 6 -bit numbers by taking advantage of the final adder's carryin.


Total cost $=7$-bit adder +26 FAs +3 HA

Fig. 8.14 Adding seven 6-bit numbers using Dadda's strategy.


### 8.4 Parallel Counters and Compressors

1-bit full-adder $=(3 ; 2)$-counter


Circuit reducing 7 bits to their 3 -bit sum $=(7 ; 3)$-counter


Circuit reducing $n$ bits to their

$$
\begin{aligned}
& \left\lceil\log _{2}(n+1)\right\rceil \text {-bit sum } \\
= & \left(n ;\left\lceil\log _{2}(n+1)\right\rceil\right) \text {-counter }
\end{aligned}
$$



Fig. 8.16 A 10-input parallel counter also known as a (10; 4)-counter.

## Accumulative Parallel Counters

True generalization of sequential counters


Possible application:
Compare Hamming weight of a vector to a constant


## Up/Down Parallel Counters

Generalization of up/down counters


Slide 99

### 8.5 Generalized Parallel Counters


(5, 5; 4)-counter

Unequal columns

(2, 3; 3)-counter

## Column Compression: A Simple Example

## Adding eight 6-digit decimal numbers: <br> Question: <br> What is the maximum number of decimal values that can be added in this way (that is, with column compression leading to two decimal numbers)? <br> 952498 <br> 784067 <br> 451674 <br> 905724 <br> 695105 <br> 596230 <br> 029136 <br> 827211 <br> 809315 <br> 443233 <br> 5241645

Slide 101

## A General Strategy for Column Compression



Example: Design a bit-slice of an (11; 2)-counter
Solution: Let's limit transfers to two stages. Then, $8 \leq \psi_{1}+3 \psi_{2}$
Possible choices include $\psi_{1}=5, \psi_{2}=1$ or $\psi_{1}=\psi_{2}=2$

## (4; 2)-Counters



We will discuss (4; 2)-counters in greater detail in Section 11.2 (see, e.g., Fig. 11.5 for an efficient realization)

### 8.5 Adding Multiple Signed Numbers



| $x_{k-1}$ | $x_{k-1}$ | $x_{k-1}$ | $x_{k-1}$ | $x_{k-1}$ | $x_{k-1}$ | $x_{k-2}$ | $x_{k-3}$ | $x_{k-4}$ | $\ldots$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $y_{k-1}$ | $y_{k-1}$ | $y_{k-1}$ | $y_{k-1}$ | $y_{k-1}$ | $y_{k-1}$ | $y_{k-2}$ | $y_{k-3}$ | $y_{k-4}$ | $\ldots$ |
| $z_{k-1}$ | $z_{k-1}$ | $z_{k-1}$ | $z_{k-1}$ | $z_{k-1}$ | $z_{k-1}$ | $z_{k-2}$ | $z_{k-3}$ | $z_{k-4}$ | $\ldots$ |

(a) Using sign extension

Sign Magnitude positions $\qquad$

| 1 | 1 | 1 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | $-\boldsymbol{b}=(\mathbf{1}-\boldsymbol{b})+\mathbf{1}-\mathbf{2}$ |  |  |  |

Sign Magnitude positions $\qquad$
(b) Using negatively weighted bits

Fig. 8.19 Adding three 2's-complement numbers.

Slide 104

### 8.6 Modular Multioperand Adders


(a) $m=2^{k}$

(b) $m=2^{k}-1$

(c) $m=2^{k}+1$

Fig. 8.20 Modular carry-save addition with special moduli.

## Modular Reduction with Pseudoresidues

Fig. 8.21 Modulo-21 reduction of 6 numbers taking advantage of the fact that $64=1 \bmod 21$ and using 6-bit pseudoresidues.


Final pseudoresidue (to be reduced)


