

Part III Multiplication

Parts	Chapters
I. Number Representation	 Numbers and Arithmetic Representing Signed Numbers Redundant Number Systems Residue Number Systems
II. Addition / Subtraction	 5. Basic Addition and Counting 6. Carry-Look ahead Adders 7. Variations in Fast Adders 8. Multioperand Addition
III. Multiplication	 Basic Multiplication Schemes High-Radix Multipliers Tree and Array Multipliers Variations in Multipliers
IV. Division	 Basic Division Schemes High-Radix Dividers Variations in Dividers Division by Convergence
V. Real Arithmetic	 Floating-Point Reperesentations Floating-Point Operations Errors and Error Control Precise and Certifiable Arithmetic
VI. Function Evaluation	 Square-Rooting Methods The CORDIC Algorithms Variations in Function Evaluation Arithmetic by Table Lookup
VII. Implementation Topics	 High-Throughput Arithmetic Low-Power Arithmetic Fault-Tolerant Arithmetic Reconfigurable Arithmetic

Appendix: Past, Present, and Future

Computer Arithmetic, Multiplication



Slide 1

Apr. 2015



About This Presentation

This presentation is intended to support the use of the textbook *Computer Arithmetic: Algorithms and Hardware Designs* (Oxford U. Press, 2nd ed., 2010, ISBN 978-0-19-532848-6). It is updated regularly by the author as part of his teaching of the graduate course ECE 252B, Computer Arithmetic, at the University of California, Santa Barbara. Instructors can use these slides freely in classroom teaching and for other educational purposes. Unauthorized uses are strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised	Revised
First	Jan. 2000	Sep. 2001	Sep. 2003	Oct. 2005	May 2007
		Apr. 2008	Apr. 2009		
Second	Apr. 2010	Apr. 2011	Apr. 2012	Apr. 2015	





Computer Arithmetic, Multiplication



III Multiplication

Review multiplication schemes and various speedup methods

- Multiplication is heavily used (in arith & array indexing)
- Division = reciprocation + multiplication
- Multiplication speedup: high-radix, tree, recursive
- Bit-serial, modular, and array multipliers

Topics in This Part							
Chapter 9	Basic Multiplication Schemes						
Chapter 10	High-Radix Multipliers						
Chapter 11	Tree and Array Multipliers						
Chapter 12	Variations in Multipliers						









Apr. 2015



Computer Arithmetic, Multiplication



9 Basic Multiplication Schemes

Chapter Goals

Study shift/add or bit-at-a-time multipliers and set the stage for faster methods and variations to be covered in Chapters 10-12

Chapter Highlights

Multiplication = multioperand addition Hardware, firmware, software algorithms Multiplying 2's-complement numbers The special case of one constant operand



Computer Arithmetic, Multiplication



Basic Multiplication Schemes: Topics

Topics in This Chapter 9.1 Shift/Add Multiplication Algorithms 9.2 Programmed Multiplication 9.3 Basic Hardware Multipliers 9.4 Multiplication of Signed Numbers 9.5 Multiplication by Constants 9.6 Preview of Fast Multipliers





9.1 Shift/Add Multiplication Algorithms

Notation for our discussion of multiplication algorithms:



Fig. 9.1 Multiplication of two 4-bit unsigned binary numbers in dot notation.

Apr. 2015



Computer Arithmetic, Multiplication



Multiplication Recurrence



Multiplication with right shifts: top-to-bottom accumulation

$$p^{(j+1)} = (p^{(j)} + x_j a 2^k) 2^{-1}$$
 with $p^{(0)} = 0$ and
 $|---add---|$
 $|---shift right---|$ $p^{(k)} = p = ax + p^{(0)}2^{-k}$

Multiplication with left shifts: bottom-to-top accumulation

$$p^{(j+1)} = 2 p^{(j)} + x_{k-j-1} a$$
 with $p^{(0)} = 0$ and
|shift| $p^{(k)} = p = ax + p^{(0)}2^{k}$

Apr. 2015



Computer Arithmetic, Multiplication



Examples of Basic Multiplication

Right-shift algorithm									
a x		1	0	1	0-	1 _1 _1	0 0	1 1	0 1
$p^{(0)} + x_0 a$		0 1	0 0	0 1	0 0				
$2p^{(1)}$ $p^{(1)}$ $+x_1a$	0	1 0 1	0 1 0	1 0 1	0 1 0	0			
$2p^{(2)}$ $p^{(2)}$ $+x_2a$	0	1 0 0	1 1 0	1 1 0	1 1 0	0 1	0		
$2p^{(3)}$ $p^{(3)}$ $+x_3a$	0	0 0 1	1 0 0	1 1 1	1 1 0	1 1	0 1	0	
$2p^{(4)}$ $p^{(4)}$	0	1 0	1 1 	0 1	1 0	1 1	1	0 1	0



Apr. 2015



Computer Arithmetic, Multiplication



Fig. 9.2 **Examples** sequential multiplication with right and left shifts.

= 64 + 32 +8 + 4 + 2

Examples of Basic Multiplication (Continued)

Right-shift algorithm	Left-shift algorithm	
a 1 0 1 0 x 1 0 1 1	a 1010 x 1011	Fig. 9.2 Examples
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccccccc} \hline p^{(0)} & & 0 & 0 & 0 & 0 \\ 2p^{(0)} & & 0 & 0 & 0 & 0 \\ +x_3a & & & 1 & 0 & 1 & 0 \end{array}$	sequential multipli-
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	right and left shifts.
$2p^{(2)} 0 1 1 1 1 0$ $p^{(2)} + x_{j} p^{(j+1)} = 2p^{(j)} + x_{k-j-1}a$ $ shift $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Check:
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	10×11 = 110 = 64 + 32 +
$p^{(4)}$ 0 1 1 0 1 1 1 0	$\underbrace{p^{(4)}}_{===================================$	8 + 4 + 2

Computer Arithmetic, Multiplication

Apr. 2015



Slide 10

9.2 Programmed Multiplication



Time Complexity of Programmed Multiplication

Assume *k*-bit words

k iterations of the main loop 6-7 instructions per iteration, depending on the multiplier bit

Thus, 6k + 3 to 7k + 3 machine instructions, ignoring operand loads and result store

k = 32 implies 200⁺ instructions on average

This is too slow for many modern applications!

Microprogrammed multiply would be somewhat better







Fig. 9.4 Hardware realization of the sequential multiplication algorithm with additions and right shifts.

Apr. 2015



Computer Arithmetic, Multiplication





Fig. 9.4a Hardware realization of the sequential multiplication algorithm with additions and right shifts.

Apr. 2015



Computer Arithmetic, Multiplication



Performing Add and Shift in One Clock Cycle



Fig. 9.5 Combining the loading and shifting of the double-width register holding the partial product and the partially used multiplier.

Apr. 2015



Computer Arithmetic, Multiplication



Sequential Multiplication with Left Shifts Shift Multiplier x Doublewidth partial product $p^{(j)}$ Shift Multiplicand a 2k **X**_{k-j-1} Mux $x_{k-j-1}a \downarrow_k$ 2*k*-bit adder Cout

Fig. 9.4b Hardware realization of the sequential multiplication algorithm with left shifts and additions.

2k-

Apr. 2015



Computer Arithmetic, Multiplication



9.4 Multiplication of Signed Numbers

Fig. 9.6 Sequential multiplication of 2's-complement numbers with right shifts (positive multiplier).

Negative multiplicand, positive multiplier:

No change, other than looking out for proper sign extension

a x	1 0 1 1 0 0 1 0 1 1	
====== p ⁽⁰⁾ +x ₀ a	000000 10110	Check: -10 × 11
$2p^{(1)}$ $p^{(1)}$ $+x_1a$	1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0	= ⁻ 110 = ⁻ 512 · 256 +
2p ⁽²⁾ p ⁽²⁾ +x ₂ a	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	128 + 0 16 + 2
2p ⁽³⁾ p ⁽³⁾ +x ₃ a	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 0
$2p^{(4)}$ $p^{(4)}$ $+x_4a$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 0 0 1 0
2p ⁽⁵⁾ p ⁽⁵⁾	1 1 1 0 0 1 0 1 1 1 0 0 1	0 1 0 0 0 1 0

Computer Arithmetic, Multiplication





The Case of a Negative Multiplier

Fig. 9.7 Sequential multiplication of 2's-complement numbers with right shifts (negative multiplier).

Negative multiplicand, negative multiplier:

In last step (the sign bit), subtract rather than add

а х		1 1	0 0	1 1	1 0	0 1						
$p^{(0)}$ + $x_0 a$		0 1	0 0	0 1	0 1	0 0			C -1	he 0	ck × ⁻	:: ⁻11
$2p^{(1)}$ $p^{(1)}$ $+x_1a$	1	1 1 0	0 1 0	1 0 0	1 1 0	0 1 0	0		=	11 64 8 ·	0 + + 4	· 32 4 + 2
$2p^{(2)}$ $p^{(2)}$ $+x_2a$	1	1 1 1	1 1 0	0 1 1	1 0 1	1 1 0	0 1	0				
$2p^{(3)}$ $p^{(3)}$ $+x_3a$	1	1 1 0	0 1 0	0 0 0	1 0 0	1 1 0	1 1	0 1	0			
$2p^{(4)} \\ p^{(4)} \\ +(-x_4 a)$	1	1 1 0	1 1 1	0 1 0	0 0 1	1 0 0	1 1	1 1	0 1	0		
2p ⁽⁵⁾ p ⁽⁵⁾	0	0 0	0 0	1 0	1 1	0 1	1 0	1	1 1	0 1	0	

Computer Arithmetic, Multiplication





Signed 2's-Complement Hardware Multiplier



Fig. 9.8 The 2's-complement sequential hardware multiplier.

Apr. 2015



Computer Arithmetic, Multiplication



Booth's Recoding

	Table 9.1		Radix-2 Booth's recoding
X _i	<i>x_{i–1}</i>	У _і	Explanation
0	0	0	No string of 1s in sight
0	1	1	End of string of 1s in <i>x</i>
1	0	-1	Beginning of string of 1s in x
1	1	0	Continuation of string of 1s in x

Example

1 0 0 1 1 1 0 1 1 0 1 0 1 1 1 0 0 Operand *x* (1) -1 0 1 0 0 -1 1 0 -1 1 -1 1 0 0 -1 0 Recoded version *y*

Justification

$$2^{j} + 2^{j-1} + \ldots + 2^{i+1} + 2^{i} = 2^{j+1} - 2^{i}$$

Apr. 2015



Computer Arithmetic, Multiplication



Example Multiplication with Booth's Recoding

Fig. 9.9 Sequential multiplication of 2's-complement numbers with right shifts by means of Booth's recoding.

X _i	<i>X_{i−1}</i>	У _і

0	0	0
0	1	1
1	0	-1
1	1	0

 а х у		 1 1 -1	0 0 1	 1 _1 _1	1 0 1	0 1 -1	 N B	lul Soc	tipl	lier -re	 CO	dec	ł
====== p ⁽⁰⁾ +y ₀ a	==:	0 0	== 0 1	0 0	0 1	0 0			C -1	he 0	ck × ⁻	:: -11	
$2p^{(1)}$ $p^{(1)}$ $+y_1a$	0	0 0 1	1 0 0	0 1 1	1 0 1	0 1 0	0		=	11 64 8 -	0 + + 4	· 32 4 +	! ⊦ 2
$2p^{(2)}$ $p^{(2)}$ $+y_2a$	1	1 1 0	1 1 1	0 1 0	1 0 1	1 1 0	0 1	0					
$2p^{(3)}$ $p^{(3)}$ $+y_3a$	0	0 0 1	0 0 0	1 0 1	1 1 1	1 1 0	1 1	0 1	0				
2p ⁽⁴⁾ p ⁽⁴⁾ y ₄ a	1	1 1 0	1 1 1	0 1 0	0 0 1	1 0 0	1 1	1 1	0 1	0			
2p ⁽⁵⁾ p ⁽⁵⁾	0	0 0	0 0	1 0	1	0 1	1 0	1	1 1 ===	0 1	0		
ithmetic Multi	nlica	tion					ſh	~		SI	ide	21	

Computer Arithmetic, Multiplication



Silue z



9.5 Multiplication by Constants



Software aspects:

Optimizing compilers replace multiplications by shifts/adds/subs

Produce efficient code using as few registers as possible Find the best code by a time/space-efficient algorithm

Hardware aspects:

Synthesize special-purpose units such as filters $y[t] = a_0 x[t] + a_1 x[t-1] + a_2 x[t-2] + b_1 y[t-1] + b_2 y[t-2]$

Apr. 2015



Computer Arithmetic, Multiplication



Multiplication Using Binary Expansion

Example: Multiply R1 by the constant $113 = (1 \ 1 \ 1 \ 0 \ 0 \ 1)_{two}$

\leftarrow	R1 shift-left 1
\leftarrow	R2 + R1
\leftarrow	R3 shift-left 1
\leftarrow	R6 + R1
\leftarrow	R7 shift-left 4
\leftarrow	R112 + R1
	$\begin{array}{c} \leftarrow \\ \leftarrow $



R*i*: Register that contains *i* times (R1)

This notation is for clarity; only one register other than R1 is needed

Shorter sequence using shift-and-add instructions

R3	\leftarrow	R1 shift-left 1 + R1
R7	\leftarrow	R3 shift-left 1 + R1
R113	\leftarrow	R7 shift-left 4 + R1

Apr. 2015



Computer Arithmetic, Multiplication



Multiplication via Recoding

Example: Multiply R1 by $113 = (1\ 1\ 1\ 0\ 0\ 0\ 1)_{two} = (1\ 0\ 0^{-1}\ 0\ 0\ 0\ 1)_{two}$ R8 \leftarrow R1 shift-left 3 R7 \leftarrow R8 - R1 R112 \leftarrow R7 shift-left 4 R113 \leftarrow R112 + R1 Shift, subtract Shift, add

Shorter sequence using shift-and-add/subtract instructions

R7	\leftarrow	R1 shift-left 3 – R1
R113	\leftarrow	R7 shift-left 4 + R1

6 shift or add (3 shift-and-add) instructions needed without recoding

The canonic signed-digit representation of a number contains no consecutive nonzero digits: average number of shift-adds is O(k/3)

Apr. 2015



Computer Arithmetic, Multiplication



Multiplication via Factorization



Shorter sequence using shift-and-add/subtract instructions

R7	\leftarrow	R1 shift-left 3 – R1
R119	\leftarrow	R7 shift-left 4 + R7

Requires a scratch register for holding the 7 multiple

 $119 = (1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1)_{two} = (1 \ 0 \ 0 \ 0^{-1} \ 0 \ 0^{-1})_{two}$

More instructions may be needed without factorization

Apr. 2015



Computer Arithmetic, Multiplication



Multiplication by Multiple Constants

Example: Multiplying a number by 45, 49, and 65

R9	\leftarrow	R1 shift-left 3 + R1	
R45	\leftarrow	R9 shift-left 2 + R9	
			Separate solutions:
R7	\leftarrow	R1 shift-left 3 – R1	5 shift-add/subtract
R49	\leftarrow	R7 shift-left 3 – R7	operations
R65	\leftarrow	R1 shift-left 6 + R1	

A combined solution for all three constants

R65	\leftarrow	R1 shift-left 6 + R1	
R49	\leftarrow	R65 – R1 left-shift 4	
R45	\leftarrow	R49 – R1 left-shift 2	

A programmable block can perform any of the three multiplications

Apr. 2015



Computer Arithmetic, Multiplication



9.6 Preview of Fast Multipliers

Viewing multiplication as a multioperand addition problem, there are but two ways to speed it up

- a. Reducing the number of operands to be added: Handling more than one multiplier bit at a time (high-radix multipliers, Chapter 10)
- Adding the operands faster: Parallel/pipelined multioperand addition (tree and array multipliers, Chapter 11)

In Chapter 12, we cover all remaining multiplication topics:

Bit-serial multipliers Modular multipliers Multiply-add units Squaring as a special case



Computer Arithmetic, Multiplication



10 High-Radix Multipliers

Chapter Goals

Study techniques that allow us to handle more than one multiplier bit in each cycle (two bits in radix 4, three in radix 8, ...)

Chapter Highlights

High radix gives rise to "difficult" multiples Recoding (change of digit-set) as remedy Carry-save addition reduces cycle time Implementation and optimization methods



Computer Arithmetic, Multiplication



High-Radix Multipliers: Topics

Topics in This Chapter			
10.1 Radix-4 Multiplication			
10.2 Modified Booth's Recoding			
10.3 Using Carry-Save Adders			
10.4 Radix-8 and Radix-16 Multipliers			
10.5 Multibeat Multipliers			
10.6 VLSI Complexity Issues			



Computer Arithmetic, Multiplication



10.1 Radix-4 Multiplication



Multiplication with right shifts in radix r: top-to-bottom accumulation

$$p^{(j+1)} = (p^{(j)} + x_j a r^k) r^{-1}$$
 with $p^{(0)} = 0$ and
 $|---add - --|$
 $|---shift right - --|$ $p^{(k)} = p = ax + p^{(0)}r^{-k}$

Multiplication with left shifts in radix r: bottom-to-top accumulation



Radix-4 Multiplication in Dot Notation



Computer Arithmetic, Multiplication



Slide 31

Apr. 2015



A Possible Design for a Radix-4 Multiplier



k/2 + 1 cycles, rather than k

One extra cycle over k/2not too bad, but we would like to avoid it if possible

Solving this problem for radix 4 may also help when dealing with even higher radices

Fig. 10.2 The multiple generation part of a radix-4 multiplier with precomputation of 3a.





Example Radix-4 Multiplication Using 3a

=========		
a Sa	0 1 1 0	
X	1 1 1 0	
$p^{(0)}$ + $(x_1 x_0)_{two} a$	0000 001100	$\bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet$
$4p^{(1)}$ $p^{(1)}$ $+(x_3x_2)_{two}a$	0 0 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0	
$\frac{4p^{(2)}}{p^{(2)}}$	010101 00 0101 0100	Fig. 10.3 Example of radix-4 multiplication using the 3 <i>a</i> multiple.

Apr. 2015



Computer Arithmetic, Multiplication



A Second Design for a Radix-4 Multiplier



10.2 Modified Booth's Recoding

Table 10.1 Radix-4 Booth's recoding yielding $(z_{k/2} \dots z_1 z_0)_{\text{four}}$ Explanation Z_{i/2} *X*_{*i*+1} *Y_{i+1}* **y**_i Xi **Х_{і–1}** No string of 1s in sight 0 0 0 0 0 0 End of string of 1s 0 0 0 1 1 Isolated 1 1 0 0 0 2 End of string of 1s 0 1 1 0 1 -2 Beginning of string of 1s 0 1 0 0 -1 End a string, begin new one 1 0 1 -1 Beginning of string of 1s 1 1 0 -1 -1 0 Continuation of string of 1s 0 0 0 1 1 Recoded Context Radix-4 digit radix-2 digits Example Operand *x* 1001 1101 0 1 0 1 1 1 0 (1) 0 -1 1 0 -1 1 -1 1 -1 0 1 0 0 0 -1 0

-1

Computer Arithmetic, Multiplication

0

-2

2

(1)

Apr. 2015

2

- Recoded version *y*
- Radix-4 version z



Example Multiplication via Modified Booth's Recoding

a x z	0 1 1 0 1 0 1 0 -1 -2 Radix-4	$\times \underbrace{\{\bullet,\bullet\}}_{\{\bullet,\bullet\}}$
======= p ⁽⁰⁾ +z ₀ a	000000 110100	$\bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet$
$4p^{(1)}$ $p^{(1)}$ +7.2	1 1 0 1 0 0 1 1 1 1 0 1 0 0 1 1 1 0 1 0	Fig 10.5 Example of
$\frac{4p^{(2)}}{p^{(2)}}$	1 1 0 1 1 1 0 0 1 1 0 1 1 1 1 0 0	radix-4 multiplication with modified Booth's recoding of the 2's-

complement multiplier.



Computer Arithmetic, Multiplication


Multiple Generation with Radix-4 Booth's Recoding



10.3 Using Carry-Save Adders



Fig. 10.7 Radix-4 multiplication with a carry-save adder used to combine the cumulative partial product, x_ia , and $2x_{i+1}a$ into two numbers.

Apr. 2015



Computer Arithmetic, Multiplication



Keeping the Partial Product in Carry-Save Form



Carry-Save Multiplier with Radix-4 Booth's Recoding



Fig. 10.9 Radix-4 multiplication with a CSA used to combine the stored-carry cumulative partial product and $z_{i/2}a$ into two numbers.

Apr. 2015



Computer Arithmetic, Multiplication



Radix-4 Booth's Recoding for Parallel Multiplication



Yet Another Design for Radix-4 Multiplication



10.4 Radix-8 and Radix-16 Multipliers



Other High-Radix Multipliers

Remove this mux & CSA and replace the 4-bit shift (adder) with a 3-bit shift (adder) to get a radix-8 multiplier (cycle time will remain the same, though)

A radix-16 multiplier design becomes a radix-256 multiplier if radix-4 Booth's recoding is applied first (the muxes are replaced by Booth recoding and multiple selection logic)





Computer Arithmetic, Multiplication



A Spectrum of Multiplier Design Choices



10.5 Multibeat Multipliers



(a) Sequential machine with FFs

(b) Sequential machine with latches and 2-phase clock

Fig. 10.15 Two-phase clocking for sequential logic.



Twin-Beat and Three-Beat Multipliers



Computer Arithmetic, Multiplication



10.6 VLSI Complexity Issues

A radix-2^b multiplier requires:

bk two-input AND gates to form the partial products bit-matrix O(bk) area for the CSA tree

At least $\Theta(k)$ area for the final carry-propagate adder

Total area: A = O(bk)Latency: $T = O((k/b) \log b + \log k)$

Any VLSI circuit computing the product of two *k*-bit integers must satisfy the following constraints:

- AT grows at least as fast as $k^{3/2}$
- AT^2 is at least proportional to k^2

The preceding radix-2^b implementations are suboptimal, because:

$$AT = O(k^2 \log b + bk \log k)$$

 $AT^2 = O((k^3/b) \log^2 b)$

Apr. 2015



Computer Arithmetic, Multiplication



Comparing High- and Low-Radix Multipliers

 $AT = O(k^2 \log b + bk \log k)$

 $AT^2 = O((k^3/b) \log^2 b)$

	Low-Cost b = O(1)	High Speed b = O(k)	AT- or AT ² - Optimal
AT	O(<i>k</i> ²)	O(<i>k</i> ² log <i>k</i>)	O(<i>k</i> ^{3/2})
AT ²	O(<i>k</i> ³)	$O(k^2 \log^2 k)$	O(<i>k</i> ²)

Intermediate designs do not yield better AT or AT^2 values; The multipliers remain asymptotically suboptimal for any b

By the *AT* measure (indicator of cost-effectiveness), slower radix-2 multipliers are better than high-radix or tree multipliers

Thus, when an application requires many independent multiplications, it is more cost-effective to use a large number of slower multipliers

High-radix multiplier latency can be reduced from $O((k/b) \log b + \log k)$ to $O(k/b + \log k)$ through more effective pipelining (Chapter 11)

Apr. 2015





11 Tree and Array Multipliers

Chapter Goals

Study the design of multipliers for highest possible performance (speed, throughput)

Chapter Highlights

Tree multiplier = reduction tree + redundant-to-binary converter Avoiding full sign extension in multiplying signed numbers Array multiplier = one-sided reduction tree + ripple-carry adder





Computer Arithmetic, Multiplication



Tree and Array Multipliers: Topics

Topics in This Chapter

11.1. Full-Tree Multipliers

11.2. Alternative Reduction Trees

11.3. Tree Multipliers for Signed Numbers

11.4. Partial-Tree and Truncated Multipliers

11.5. Array Multipliers

11.6. Pipelined Tree and Array Multipliers







Fig. 11.1 General structure of a full-tree multiplier.

Apr. 2015



Computer Arithmetic, Multiplication



Full-Tree versus Partial-Tree Multiplier



Schematic diagrams for full-tree and partial-tree multipliers.

Apr. 2015



Computer Arithmetic, Multiplication



Variations in Full-Tree Multiplier Design



Example of Variations in CSA Tree Design

Corrections shown in red **Dadda Tree** Wallace Tree (5 FAs + 3 HAs + 4-Bit Adder) (4 FAs + 2 HAs + 6-Bit Adder) FA FA FA HA HA HA З FA HA FA HA FA FA FA HA 4-Bit Adder 6-Bit Adder

Fig. 11.2 Two different binary 4×4 tree multipliers.



Computer Arithmetic, Multiplication



Fig. 11.3 Possible CSA tree for a 7×7 tree multiplier.

CSA trees are quite irregular, causing some difficulties in **VLSI** realization

Thus, our motivation to examine alternate methods for partial products reduction



Apr. 2015







Example Multiplier with 4-to-2 Reduction Tree



Apr. 2015



Computer Arithmetic, Multiplication



11.3 Tree Multipliers for Signed Numbers



Using the Negative-Weight Property of the Sign Bit

Sign extension is a way of converting negatively weighted bits (negabits) to positively weighted bits (posibits) to facilitate reduction, but there are other methods of accomplishing the same without introducing a lot of extra bits

Baugh and Wooley have contributed two such methods

Fig. 11.8 Baugh-Wooley 2's-complement multiplication.

-Weiaht	a.	Uns	signe	d		×	a ₄ x ₄	a ₃ x ₃	a ₂ x ₂	a ₁ x ₁	a ₀ x ₀
gn Bit			a ₄ x ₄	a4 x3 a3 x4	a4x2 a3x3 a2x4	a4x1 a3x2 a2x3 a1x4	a ₄ x ₀ a ₃ x ₁ a ₂ x ₂ a ₁ x ₃ a ₀ x ₄	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	a ₂ x ₀ a ₁ x ₁ a ₀ x ₂	a ₁ x ₀ a ₀ x ₁	a ₀ x ₀
		P9	р ₈	P ₇	p ₆	р ₅	P ₄	р ₃	р ₂	р ₁	p ₀
f	b	. 2's	-comp	oleme	ent	×	a ₄ x ₄	a ₃ x ₃	a ₂ x ₂	a ₁ x ₁	a ₀ ×0
ghted bits eighted reduction,			(a ₄ x ₄ ($-a_4 x_3$ $-a_3 x_4$	-a ₄ x ₂ a ₃ x ₃ a ₂ x ₄	$\begin{array}{c} -a_4 x_1 \\ a_3 x_2 \\ a_2 x_3 \\ a_1 x_4 \end{array}$	-a ₄ x ₀ a ₃ x ₁ a ₂ x ₂ a ₁ x ₃ a ₀ x ₄	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	$a_2 x_0$ $a_1 x_1$ $a_0 x_2$	a1 x0 a0 x1	a ₀ x ₀
ds of		 Р9	P8	р ₇	р ₆	р ₅	р ₄	р ₃	р ₂	p ₁	р ₀
without	C.	Βαι	ugh-W	Voole	У	×	a ₄ x ₄	a ₃ x3	a ₂ x ₂	a ₁ x ₁	a ₀ x ₀
oits		1	a <u>4</u> x4 a4 x4	$\frac{a_4}{a_3} \frac{x_3}{x_4}$	$a_4 x_2$ $a_3 x_3$ $a_2 x_4$	$a_4 x_1$ $a_3 x_2$ $a_2 x_3$ $a_1 x_4$	$ \begin{array}{c} a_4 x_0 \\ a_3 x_1 \\ a_2 x_2 \\ \underline{a_1} x_3 \\ a_0 x_4 \\ \underline{a_4} \\ x_4 \end{array} $	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	^a 2 ^x 0 a1 ^x 1 a0 ^x 2	^a 1 ^x 0 ^a 0 ^x 1	a ₀ x ₀
nods		P ₉	P ₈	р ₇	р _б	р ₅	р ₄	р ₃	р ₂	р 1	P ₀
	d.	Mo	dified	B-W		×	a ₄ ×4	a ₃ ×3	a2 x2	a ₁ x ₁	a ₀ x ₀
oley dication.		1	a x 4	$ \begin{array}{c} \overline{a} \\ \underline{a} \\ \underline{4} \\ \underline{3} \\ \underline{4} \\ \underline{3} \\ \underline{4} \\ \underline{4} \\ \underline{3} \\ \underline{4} \\ \underline{4} \\ \underline{3} \\ \underline{4} \\ \underline{4} \\ \underline{5} \\ \underline{4} \\ \underline{5} \\ \underline{4} \\ \underline{5} \\ \underline$	a x a x a x a x a x a x 2 4	$\begin{array}{c} \\ a \\ 4 \\ a \\ 3 \\ 2 \\ a \\ 2 \\ 3 \\ x \\ 4 \\ 1 \\ 4 \\ 1 \end{array}$	$\begin{bmatrix} a & x & 0 \\ a & 3 & x \\ a & 2 & x \\ a & 2 & x \\ a & 4 & x \\ a & 4 & x \end{bmatrix}$	a x a 2 x a 2 x a 1 2 a x 0 3	a x 2 0 a x a x a x 0 2	a x 10 a x 0 1	a x 0 0
		Р ₉	р ₈	р ₇	р _б	р ₅	р ₄	р ₃	р ₂	р ₁	р ₀
Computer Arithmetic, Multiplication Slide 61											

Apr. 2015



The Baugh-Wooley Method and Its Modified Form



	Alte	ern	ate \	/iew	vs of	the	a.	Uns	signeo	d		×	a ₄ x ₄	a3 x3	a ₂ x ₂	a ₁ x ₁	a ₀ x ₀
B	aug	gh	-Woo	oley	Met	hods			a ₄ x ₄	a ₄ x ₃ a ₃ x ₄	a4x2 a3x3 a2x4	a ₄ x ₁ a ₃ x ₂ a ₂ x ₃ a ₁ x ₄	a ₄ x ₀ a ₃ x ₁ a ₂ x ₂ a ₁ x ₃ a ₀ x ₄	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	a ₂ x ₀ a ₁ x ₁ a ₀ x ₂	a ₁ x ₀ a ₀ x ₁	a ₀ x ₀
т	0	\cap	_2 V	_2 V _	_2 V _	_2 V		P ₉	P8	P ₇	P ₆	P5	P ₄	p3	p2	p ₁	P ₀
т +	0	0	$-a_4 x_3$ $-a_3 x_3$	$-a_4 x_2$	-a ₄ x ₁ -	$-a_4 x_0$	b.	2's	-comp	oleme	ent	×	^a 4 ^x 4	a ₃ x ₃	^a 2 ^x 2	^a 1 ^x 1	a ₀ ×0
_	0	0	$a_3 x_4$ $a_4 x_3$	$a_{2}x_{4}$ $a_{4}x_{2}$	$a_1 x_4$ $a_4 x_1$	$a_0 x_4$ $a_4 x_0$			(a ₄ x ₄ (-a ₄ x ₃ -a ₃ x ₄	-a ₄ x ₂ a ₃ x ₃ a ₂ x ₄	$-a_4x_1$ a_3x_2 a_2x_3 $-a_1x_4$	-a ₄ x ₀ a ₃ x ₁ a ₂ x ₂ a ₁ x ₃ a ₀ x ₄	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	a ₂ x ₀ a ₁ x ₁ a ₀ x ₂	a ₁ x ₀ a ₀ x ₁	a ₀ x ₀
—	0	0	$a_3 x_4$	$a_{2}x_{4}$	$a_{1}x_{4}$	$a_0 X_4$		 Р9	р ₈	P7	р _б	р ₅	р ₄	р ₃		p ₁	 10م
+	1	1	$\overline{a_4 x_3}$	$\overline{a_A x_2}$	$\overline{a_A X_1}$	$\overline{a_4 x_0}$	C.	Bau	ugh-W	/oole	У	×	a ₄ x ₄	a ₃ x3	a2 x2	a ₁ x ₁	a ₀ x ₀
+	1	1	$a_{3}x_{4}$	$a_{2}x_{4}$	$a_1 x_4$	$\begin{array}{c} a_{0}x_{4}\\ 1\\ 1\\ \end{array}$		1	^a 4 x4 <u>a</u> 4 x4	<u>a4</u> x3 a3 x4	$a_4 x_2$ $a_3 x_3$ $a_2 x_4$	$\begin{array}{c} a_4 x_1 \\ a_3 x_2 \\ \underline{a}_2 x_3 \\ a_1 x_4 \end{array}$	$\begin{array}{c} \\ a_4 x_0 \\ a_3 x_1 \\ a_2 x_2 \\ \underline{a_1} x_3 \\ a_0 x_4 \\ a_4 \\ x_4 \end{array}$	a ₃ x ₀ a ₂ x ₁ a ₁ x ₂ a ₀ x ₃	^a 2 ^x 0 a1 ^x 1 a0 ^x 2	a1 ^x 0 a0 ^x 1	a ₀ x ₀
∓	6		a <u>v</u>	a <u>v</u>	av	av		P ₉	Р ₈	р ₇	p ₆	р ₅	р ₄	р ₃	р ₂	р 1	P ₀
+	V4	X 4	$\overline{a}_{4}x_{3}$	$\frac{a_4x_2}{a_5x_4}$	$\frac{a_4x_1}{a_1x_1}$	$\overline{a}_{4}x_{0}$	d.	Mo	dified	B-W		×	a ₄ x ₄	a ₃ x ₃	^a 2 ×2	a ₁ x ₁	a ₀ x ₀
•	1	$\overline{a_4}$ $\overline{x_4}$)	<u>~2</u> ~4	<u>~</u> 1/4	a_4 a_4 x_4		1	a4 x4	$\frac{1}{a} x$ $\frac{4}{a} x$ $\frac{3}{a} x$ $\frac{3}{4} x$	a x a x a x 3 3 a x 2 4		$\begin{array}{c}$	$\begin{array}{c} a & x \\ 3 & 0 \\ a^2 & x \\ a & x \\ 1 & 2 \\ a & x \\ 0 & 3 \end{array}$	a x 2 0 a x 1 1 a x 0 2	a x 1 0 a x 0 1	a x 0 0
								р ₉	р ₈	р ₇	р _б	р ₅	р ₄	р ₃	р ₂	p ₁	 م
Apr. 2015 Computer Arithmetic, Multiplicat						catior	1		Br			Slic	le 63				

11.4 Partial-Tree and Truncated Multipliers

High-radix versus partial-tree multipliers: The difference is quantitative, not qualitative

For small h, say ≤ 8 bits, we view the multiplier of Fig. 11.9 as high-radix

When *h* is a significant fraction of *k*, say k/2 or k/4, then we tend to view it as a partial-tree multiplier

Better design through pipelining to be covered in Section 11.6



of a partial-tree multiplier.

Computer Arithmetic, Multiplication





Why Truncated Multipliers?

Nearly half of the hardware in array/tree multipliers is there to get the last bit right (1 dot = one FPGA cell)



Apr. 2015



Computer Arithmetic, Multiplication



Truncated Multipliers with Error Compensation

We can introduce additional "dots" on the left-hand side to compensate for the removal of dots from the right-hand side

Constant compensation	Variable compensation						
. 00000	. 00000						
. 00000	. 00000						
. 0000	. 0000						
. 000	. 000						
. 100	. 00						
. 0	. X ₋₁ 0						
•	•						

Constant and variable error compensation for truncated multipliers.

Max error = +4 ulpMax error $\approx -3 ulp$

Mean error = ? *ulp*

Apr. 2015

Max error = +? ulpMax error \cong -? ulp

Mean error = ? *ulp*

Computer Arithmetic, Multiplication



11.5 Array Multipliers

0



Fig. 11.11 A basic array multiplier uses a one-sided CSA tree and a ripple-carry adder.



array multiplier using FA blocks.

Apr. 2015



Computer Arithmetic, Multiplication



Signed (2's-complement) Array Multiplier

Fig. 11.13 Modifications in a 5×5 array multiplier to deal with 2's-complement inputs using the Baugh-Wooley method or to shorten the critical path.



Computer Arithmetic, Multiplication





Array Multiplier Built of Modified Full-Adder Cells

Fig. 11.14 Design of a 5×5 array multiplier with two additive inputs and full-adder blocks that include AND gates.





Apr. 2015



Computer Arithmetic, Multiplication



Array Multiplier without a Final Carry-Propagate Adder



11.6 Pipelined Tree and Array Multipliers



Pipelined Array Multipliers

With latches after every FA level, the maximum throughput is achieved

Latches may be inserted after every *h* FA levels for an intermediate design

Example: 3-stage pipeline

Fig. 11.18 Pipelined 5×5 array multiplier using latched FA blocks. The small shaded boxes are latches.



Computer Arithmetic, Multiplication



Slide 72

Apr. 2015


12 Variations in Multipliers

Chapter Goals

Learn additional methods for synthesizing fast multipliers as well as other types of multipliers (bit-serial, modular, etc.)

Chapter Highlights

Building a multiplier from smaller units Performing multiply-add as one operation Bit-serial and (semi)systolic multipliers Using a multiplier for squaring is wasteful





Computer Arithmetic, Multiplication



Variations in Multipliers: Topics

Topics in This Chapter
12.1 Divide-and-Conquer Designs
12.2 Additive Multiply Modules
12.3 Bit-Serial Multipliers
12.4 Modular Multipliers
12.5 The Special Case of Squaring
12.6 Combined Multiply-Add Units





12.1 Divide-and-Conquer Designs

Building wide multiplier from narrower ones



Fig. 12.1 Divide-and-conquer (recursive) strategy for synthesizing a $2b \times 2b$ multiplier from $b \times b$ multipliers.

Apr. 2015



Computer Arithmetic, Multiplication



General Structure of a Recursive Multiplier







Using $b \times c$, rather than $b \times b$ Building Blocks



- $2b \times 2c$ use $b \times c$ multipliers and (3; 2)-counters
- $2b \times 4c$ use $b \times c$ multipliers and (5?; 2)-counters
- $gb \times hc$ use $b \times c$ multipliers and (?; 2)-counters

Apr. 2015



Computer Arithmetic, Multiplication



Wide Multiplier Built of Narrow Multipliers and Adders



Karatsuba Multiplication

 $2b \times 2b$ multiplication requires four $b \times b$ multiplications:

 $(2^{b}a_{\rm H} + a_{\rm L}) \times (2^{b}x_{\rm H} + x_{\rm L}) = 2^{2b}a_{\rm H}x_{\rm H} + 2^{b}(a_{\rm H}x_{\rm L} + a_{\rm L}x_{\rm H}) + a_{\rm L}x_{\rm L}$

Karatsuba noted that one of the four multiplications can be removed at the expense of introducing a few additions:



12.2 Additive Multiply Modules





Computer Arithmetic, Multiplication





Fig. 12.5 An 8×8 multiplier built of 4×2 AMMs. Inputs marked with an asterisk carry 0s.

Apr. 2015



Computer Arithmetic, Multiplication

Multiplier Built of AMMs: Alternate Design



This design is more regular than that in Fig. 12.5 and is easily expandable to larger configurations; its latency, however, is greater



Fig. 12.6 Alternate 8×8 multiplier design based on 4×2 AMMs. Inputs marked with an asterisk carry 0s.



12.3 Bit-Serial Multipliers



What goes inside the box to make a bit-serial multiplier? Can the circuit be designed to support a high clock rate?

Apr. 2015



Computer Arithmetic, Multiplication



Semisystolic Serial-Parallel Multiplier



Fig. 12.7 Semi-systolic circuit for 4×4 multiplication in 8 clock cycles.

This is called "semisystolic" because it has a large signal fan-out of k (*k*-way broadcasting) and a long wire spanning all k positions

Apr. 2015



Computer Arithmetic, Multiplication



Systolic Retiming as a Design Tool

A semisystolic circuit can be converted to a systolic circuit via retiming, which involves advancing and retarding signals by means of delay removal and delay insertion in such a way that the relative timings of various parts are unaffected



Alternate Explanation of Systolic Retiming



Transferring delay from the outputs of a subsystem to its inputs does not change the behavior of the overall system



Computer Arithmetic, Multiplication







A Direct Design for a Bit-Serial Multiplier



Apr. 2015



Computer Arithmetic, Multiplication





Apr. 2015



Computer Arithmetic, Multiplication

Other Examples of Modular Multiplication



12.5 The Special Case of Squaring



Divide-and-Conquer Squarers

Building wide squarers from narrower ones



Divide-and-conquer (recursive) strategy for synthesizing a $2b \times 2b$ squarer from $b \times b$ squarers and multiplier.





Computer Arithmetic, Multiplication



12.6 Combined Multiply-Add Units

